Searched refs:NV04_PFIFO_CACHE1_DMA_STATE (Results 1 - 6 of 6) sorted by relevance

/linux-4.1.27/drivers/gpu/drm/nouveau/nvkm/engine/fifo/
H A Dnv04.h106 #define NV04_PFIFO_CACHE1_DMA_STATE 0x00003228 macro
H A Dnv10.c41 { 32, 0, 0x10, 0, NV04_PFIFO_CACHE1_DMA_STATE },
H A Dnv17.c41 { 32, 0, 0x10, 0, NV04_PFIFO_CACHE1_DMA_STATE },
H A Dnv40.c43 { 32, 0, 0x14, 0, NV04_PFIFO_CACHE1_DMA_STATE },
H A Dnv04.c43 { 32, 0, 0x0c, 0, NV04_PFIFO_CACHE1_DMA_STATE },
/linux-4.1.27/drivers/gpu/drm/nouveau/
H A Dnouveau_reg.h541 #define NV04_PFIFO_CACHE1_DMA_STATE 0x00003228 macro

Completed in 76 milliseconds