Searched refs:M32R_IRQ_SIO1_S (Results 1 - 9 of 9) sorted by relevance

/linux-4.1.27/arch/m32r/platforms/oaks32r/
H A Dsetup.c108 irq_set_chip_and_handler(M32R_IRQ_SIO1_S, &oaks32r_irq_type, init_IRQ()
110 icu_data[M32R_IRQ_SIO1_S].icucr = 0; init_IRQ()
111 disable_oaks32r_irq(M32R_IRQ_SIO1_S); init_IRQ()
/linux-4.1.27/arch/m32r/platforms/mappi/
H A Dsetup.c109 irq_set_chip_and_handler(M32R_IRQ_SIO1_S, &mappi_irq_type, init_IRQ()
111 icu_data[M32R_IRQ_SIO1_S].icucr = 0; init_IRQ()
112 disable_mappi_irq(M32R_IRQ_SIO1_S); init_IRQ()
/linux-4.1.27/arch/m32r/platforms/mappi2/
H A Dsetup.c109 irq_set_chip_and_handler(M32R_IRQ_SIO1_S, &mappi2_irq_type, init_IRQ()
111 icu_data[M32R_IRQ_SIO1_S].icucr = 0; init_IRQ()
112 disable_mappi2_irq(M32R_IRQ_SIO1_S); init_IRQ()
/linux-4.1.27/arch/m32r/platforms/mappi3/
H A Dsetup.c108 irq_set_chip_and_handler(M32R_IRQ_SIO1_S, &mappi3_irq_type, init_IRQ()
110 icu_data[M32R_IRQ_SIO1_S].icucr = 0; init_IRQ()
111 disable_mappi3_irq(M32R_IRQ_SIO1_S); init_IRQ()
/linux-4.1.27/arch/m32r/platforms/usrv/
H A Dsetup.c165 irq_set_chip_and_handler(M32R_IRQ_SIO1_S, &mappi_irq_type, init_IRQ()
167 icu_data[M32R_IRQ_SIO1_S].icucr = 0; init_IRQ()
168 disable_mappi_irq(M32R_IRQ_SIO1_S); init_IRQ()
/linux-4.1.27/arch/m32r/platforms/m32700ut/
H A Dsetup.c292 irq_set_chip_and_handler(M32R_IRQ_SIO1_S, &m32700ut_irq_type, init_IRQ()
294 icu_data[M32R_IRQ_SIO1_S].icucr = 0; init_IRQ()
295 disable_m32700ut_irq(M32R_IRQ_SIO1_S); init_IRQ()
/linux-4.1.27/arch/m32r/platforms/opsput/
H A Dsetup.c292 irq_set_chip_and_handler(M32R_IRQ_SIO1_S, &opsput_irq_type, init_IRQ()
294 icu_data[M32R_IRQ_SIO1_S].icucr = 0; init_IRQ()
295 disable_opsput_irq(M32R_IRQ_SIO1_S); init_IRQ()
/linux-4.1.27/arch/m32r/include/asm/
H A Dm32102.h259 #define M32R_IRQ_SIO1_S (43) /* SIO1 receive */ macro
272 #define M32R_IRQ_SIO1_S (51) /* SIO1 receive */ macro
H A Dm32r_mp_fpga.h294 #define M32R_IRQ_SIO1_S (51) /* SIO1 receive */ macro

Completed in 147 milliseconds