smpl_phase_min 71 drivers/mmc/host/dw_mmc-k3.c u32 smpl_phase_min; smpl_phase_min 234 drivers/mmc/host/dw_mmc-k3.c hs_timing_cfg[ctrl_id][timing].smpl_phase_min) / 2;