MDWE0             192 drivers/staging/most/dim2/hal.c 	writel(mask[0], &g.dim2->MDWE0);
MDWE0              44 drivers/staging/most/dim2/reg.h 	u32 MDWE0;       /* 0x34 */