dhi               165 arch/xtensa/include/asm/cacheasm.h 	__loop_cache_range \ar \as \at dhi XCHAL_DCACHE_LINEWIDTH
dhi               202 arch/xtensa/include/asm/cacheasm.h 	__loop_cache_page \ar \as dhi XCHAL_DCACHE_LINEWIDTH 1020