cercr             512 drivers/soc/fsl/qe/qe.c 		setbits16(&qe_immr->cp.cercr, QE_CP_CERCR_CIR);
cercr              68 include/soc/fsl/qe/immap_qe.h 	__be16	cercr;		/* QE RAM control register */