root/arch/x86/include/asm/tlbbatch.h

/* [<][>][^][v][top][bottom][index][help] */

INCLUDED FROM


   1 /* SPDX-License-Identifier: GPL-2.0 */
   2 #ifndef _ARCH_X86_TLBBATCH_H
   3 #define _ARCH_X86_TLBBATCH_H
   4 
   5 #include <linux/cpumask.h>
   6 
   7 struct arch_tlbflush_unmap_batch {
   8         /*
   9          * Each bit set is a CPU that potentially has a TLB entry for one of
  10          * the PFNs being flushed..
  11          */
  12         struct cpumask cpumask;
  13 };
  14 
  15 #endif /* _ARCH_X86_TLBBATCH_H */

/* [<][>][^][v][top][bottom][index][help] */