1 
   2 
   3 
   4 
   5 
   6 
   7 
   8 
   9 #ifndef _PERF_EVENT_AMD_IOMMU_H_
  10 #define _PERF_EVENT_AMD_IOMMU_H_
  11 
  12 
  13 #define IOMMU_PC_COUNTER_REG                    0x00
  14 #define IOMMU_PC_COUNTER_SRC_REG                0x08
  15 #define IOMMU_PC_PASID_MATCH_REG                0x10
  16 #define IOMMU_PC_DOMID_MATCH_REG                0x18
  17 #define IOMMU_PC_DEVID_MATCH_REG                0x20
  18 #define IOMMU_PC_COUNTER_REPORT_REG             0x28
  19 
  20 
  21 #define PC_MAX_SPEC_BNKS                        64
  22 #define PC_MAX_SPEC_CNTRS                       16
  23 
  24 struct amd_iommu;
  25 
  26 
  27 extern int amd_iommu_get_num_iommus(void);
  28 
  29 extern bool amd_iommu_pc_supported(void);
  30 
  31 extern u8 amd_iommu_pc_get_max_banks(unsigned int idx);
  32 
  33 extern u8 amd_iommu_pc_get_max_counters(unsigned int idx);
  34 
  35 extern int amd_iommu_pc_set_reg(struct amd_iommu *iommu, u8 bank, u8 cntr,
  36                                 u8 fxn, u64 *value);
  37 
  38 extern int amd_iommu_pc_get_reg(struct amd_iommu *iommu, u8 bank, u8 cntr,
  39                                 u8 fxn, u64 *value);
  40 
  41 extern struct amd_iommu *get_amd_iommu(int idx);
  42 
  43 #endif