1
2
3
4
5
6
7
8
9 #ifndef __ASM_CPU_SH4_WATCHDOG_H
10 #define __ASM_CPU_SH4_WATCHDOG_H
11
12 #if defined(CONFIG_CPU_SUBTYPE_SH7785) || defined(CONFIG_CPU_SUBTYPE_SH7780)
13
14 #define WTBST_HIGH 0x55
15
16 #define WTCNT_R 0xffcc0010
17 #define WTCSR 0xffcc0004
18 #define WTCNT 0xffcc0000
19 #define WTST WTCNT
20 #define WTBST 0xffcc0008
21
22 #elif defined(CONFIG_CPU_SUBTYPE_SH7722) || \
23 defined(CONFIG_CPU_SUBTYPE_SH7723) || \
24 defined(CONFIG_CPU_SUBTYPE_SH7724)
25 #define WTCNT 0xa4520000
26 #define WTCSR 0xa4520004
27 #else
28
29 #define WTCNT 0xffc00008
30 #define WTCSR 0xffc0000c
31 #endif
32
33
34 #define WTCSR_TME 0x80
35 #define WTCSR_WT 0x40
36 #define WTCSR_RSTS 0x20
37 #define WTCSR_WOVF 0x10
38 #define WTCSR_IOVF 0x08
39
40 #endif
41