1
2
3
4
5
6
7 #ifndef __ASM_SH_DREAMCAST_DMA_H
8 #define __ASM_SH_DREAMCAST_DMA_H
9
10
11 #define G2_NR_DMA_CHANNELS 4
12
13
14 #define PVR2_CASCADE_CHAN 2
15 #define G2_CASCADE_CHAN 3
16
17
18 #define PVR2_DMA_BASE 0xa05f6800
19 #define PVR2_DMA_ADDR (PVR2_DMA_BASE + 0)
20 #define PVR2_DMA_COUNT (PVR2_DMA_BASE + 4)
21 #define PVR2_DMA_MODE (PVR2_DMA_BASE + 8)
22 #define PVR2_DMA_LMMODE0 (PVR2_DMA_BASE + 132)
23 #define PVR2_DMA_LMMODE1 (PVR2_DMA_BASE + 136)
24
25
26 #define G2_DMA_BASE 0xa05f7800
27
28 #endif
29