root/arch/sh/include/asm/cache_insns_64.h

/* [<][>][^][v][top][bottom][index][help] */

INCLUDED FROM

DEFINITIONS

This source file includes following definitions.
  1. register_align
   1 /* SPDX-License-Identifier: GPL-2.0
   2  *
   3  * Copyright (C) 2000, 2001  Paolo Alberelli
   4  * Copyright (C) 2003  Paul Mundt
   5  * Copyright (C) 2004  Richard Curnow
   6  */
   7 #ifndef __ASM_SH_CACHE_INSNS_64_H
   8 #define __ASM_SH_CACHE_INSNS_64_H
   9 
  10 #define __icbi(addr)    __asm__ __volatile__ ( "icbi %0, 0\n\t" : : "r" (addr))
  11 #define __ocbp(addr)    __asm__ __volatile__ ( "ocbp %0, 0\n\t" : : "r" (addr))
  12 #define __ocbi(addr)    __asm__ __volatile__ ( "ocbi %0, 0\n\t" : : "r" (addr))
  13 #define __ocbwb(addr)   __asm__ __volatile__ ( "ocbwb %0, 0\n\t" : : "r" (addr))
  14 
  15 static inline reg_size_t register_align(void *val)
  16 {
  17         return (unsigned long long)(signed long long)(signed long)val;
  18 }
  19 
  20 #endif /* __ASM_SH_CACHE_INSNS_64_H */
/* [<][>][^][v][top][bottom][index][help] */