1 /* SPDX-License-Identifier: GPL-2.0-or-later */
2 /*
3 * Copyright 2008 Freescale Semiconductor, Inc. All Rights Reserved.
4 *
5 * Freescale DIU Frame Buffer device driver
6 *
7 * Authors: Hongjun Chen <hong-jun.chen@freescale.com>
8 * Paul Widmer <paul.widmer@freescale.com>
9 * Srikanth Srinivasan <srikanth.srinivasan@freescale.com>
10 * York Sun <yorksun@freescale.com>
11 *
12 * Based on imxfb.c Copyright (C) 2004 S.Hauer, Pengutronix
13 */
14
15 #ifndef __FSL_DIU_FB_H__
16 #define __FSL_DIU_FB_H__
17
18 #include <linux/types.h>
19
20 struct mfb_chroma_key {
21 int enable;
22 __u8 red_max;
23 __u8 green_max;
24 __u8 blue_max;
25 __u8 red_min;
26 __u8 green_min;
27 __u8 blue_min;
28 };
29
30 struct aoi_display_offset {
31 __s32 x_aoi_d;
32 __s32 y_aoi_d;
33 };
34
35 #define MFB_SET_CHROMA_KEY _IOW('M', 1, struct mfb_chroma_key)
36 #define MFB_SET_BRIGHTNESS _IOW('M', 3, __u8)
37 #define MFB_SET_ALPHA _IOW('M', 0, __u8)
38 #define MFB_GET_ALPHA _IOR('M', 0, __u8)
39 #define MFB_SET_AOID _IOW('M', 4, struct aoi_display_offset)
40 #define MFB_GET_AOID _IOR('M', 4, struct aoi_display_offset)
41 #define MFB_SET_PIXFMT _IOW('M', 8, __u32)
42 #define MFB_GET_PIXFMT _IOR('M', 8, __u32)
43
44 /*
45 * The MPC5121 BSP comes with a gamma_set utility that initializes the
46 * gamma table. Unfortunately, it uses bad values for the IOCTL commands,
47 * but there's nothing we can do about it now. These ioctls are only
48 * supported on the MPC5121.
49 */
50 #define MFB_SET_GAMMA _IOW('M', 1, __u8)
51 #define MFB_GET_GAMMA _IOR('M', 1, __u8)
52
53 /*
54 * The original definitions of MFB_SET_PIXFMT and MFB_GET_PIXFMT used the
55 * wrong value for 'size' field of the ioctl. The current macros above use the
56 * right size, but we still need to provide backwards compatibility, at least
57 * for a while.
58 */
59 #define MFB_SET_PIXFMT_OLD 0x80014d08
60 #define MFB_GET_PIXFMT_OLD 0x40014d08
61
62 #ifdef __KERNEL__
63
64 /*
65 * These are the fields of area descriptor(in DDR memory) for every plane
66 */
67 struct diu_ad {
68 /* Word 0(32-bit) in DDR memory */
69 /* __u16 comp; */
70 /* __u16 pixel_s:2; */
71 /* __u16 palette:1; */
72 /* __u16 red_c:2; */
73 /* __u16 green_c:2; */
74 /* __u16 blue_c:2; */
75 /* __u16 alpha_c:3; */
76 /* __u16 byte_f:1; */
77 /* __u16 res0:3; */
78
79 __be32 pix_fmt; /* hard coding pixel format */
80
81 /* Word 1(32-bit) in DDR memory */
82 __le32 addr;
83
84 /* Word 2(32-bit) in DDR memory */
85 /* __u32 delta_xs:11; */
86 /* __u32 res1:1; */
87 /* __u32 delta_ys:11; */
88 /* __u32 res2:1; */
89 /* __u32 g_alpha:8; */
90 __le32 src_size_g_alpha;
91
92 /* Word 3(32-bit) in DDR memory */
93 /* __u32 delta_xi:11; */
94 /* __u32 res3:5; */
95 /* __u32 delta_yi:11; */
96 /* __u32 res4:3; */
97 /* __u32 flip:2; */
98 __le32 aoi_size;
99
100 /* Word 4(32-bit) in DDR memory */
101 /*__u32 offset_xi:11;
102 __u32 res5:5;
103 __u32 offset_yi:11;
104 __u32 res6:5;
105 */
106 __le32 offset_xyi;
107
108 /* Word 5(32-bit) in DDR memory */
109 /*__u32 offset_xd:11;
110 __u32 res7:5;
111 __u32 offset_yd:11;
112 __u32 res8:5; */
113 __le32 offset_xyd;
114
115
116 /* Word 6(32-bit) in DDR memory */
117 __u8 ckmax_r;
118 __u8 ckmax_g;
119 __u8 ckmax_b;
120 __u8 res9;
121
122 /* Word 7(32-bit) in DDR memory */
123 __u8 ckmin_r;
124 __u8 ckmin_g;
125 __u8 ckmin_b;
126 __u8 res10;
127 /* __u32 res10:8; */
128
129 /* Word 8(32-bit) in DDR memory */
130 __le32 next_ad;
131
132 /* Word 9(32-bit) in DDR memory, just for 64-bit aligned */
133 __u32 paddr;
134 } __attribute__ ((packed));
135
136 /* DIU register map */
137 struct diu {
138 __be32 desc[3];
139 __be32 gamma;
140 __be32 palette;
141 __be32 cursor;
142 __be32 curs_pos;
143 __be32 diu_mode;
144 __be32 bgnd;
145 __be32 bgnd_wb;
146 __be32 disp_size;
147 __be32 wb_size;
148 __be32 wb_mem_addr;
149 __be32 hsyn_para;
150 __be32 vsyn_para;
151 __be32 syn_pol;
152 __be32 thresholds;
153 __be32 int_status;
154 __be32 int_mask;
155 __be32 colorbar[8];
156 __be32 filling;
157 __be32 plut;
158 } __attribute__ ((packed));
159
160 /*
161 * Modes of operation of DIU. The DIU supports five different modes, but
162 * the driver only supports modes 0 and 1.
163 */
164 #define MFB_MODE0 0 /* DIU off */
165 #define MFB_MODE1 1 /* All three planes output to display */
166
167 #endif /* __KERNEL__ */
168 #endif /* __FSL_DIU_FB_H__ */