1
2
3
4
5 #ifndef __LINUX_REG_PFUZE100_H
6 #define __LINUX_REG_PFUZE100_H
7
8 #define PFUZE100_SW1AB 0
9 #define PFUZE100_SW1C 1
10 #define PFUZE100_SW2 2
11 #define PFUZE100_SW3A 3
12 #define PFUZE100_SW3B 4
13 #define PFUZE100_SW4 5
14 #define PFUZE100_SWBST 6
15 #define PFUZE100_VSNVS 7
16 #define PFUZE100_VREFDDR 8
17 #define PFUZE100_VGEN1 9
18 #define PFUZE100_VGEN2 10
19 #define PFUZE100_VGEN3 11
20 #define PFUZE100_VGEN4 12
21 #define PFUZE100_VGEN5 13
22 #define PFUZE100_VGEN6 14
23 #define PFUZE100_COIN 15
24 #define PFUZE100_MAX_REGULATOR 16
25
26 #define PFUZE200_SW1AB 0
27 #define PFUZE200_SW2 1
28 #define PFUZE200_SW3A 2
29 #define PFUZE200_SW3B 3
30 #define PFUZE200_SWBST 4
31 #define PFUZE200_VSNVS 5
32 #define PFUZE200_VREFDDR 6
33 #define PFUZE200_VGEN1 7
34 #define PFUZE200_VGEN2 8
35 #define PFUZE200_VGEN3 9
36 #define PFUZE200_VGEN4 10
37 #define PFUZE200_VGEN5 11
38 #define PFUZE200_VGEN6 12
39 #define PFUZE200_COIN 13
40
41 #define PFUZE3000_SW1A 0
42 #define PFUZE3000_SW1B 1
43 #define PFUZE3000_SW2 2
44 #define PFUZE3000_SW3 3
45 #define PFUZE3000_SWBST 4
46 #define PFUZE3000_VSNVS 5
47 #define PFUZE3000_VREFDDR 6
48 #define PFUZE3000_VLDO1 7
49 #define PFUZE3000_VLDO2 8
50 #define PFUZE3000_VCCSD 9
51 #define PFUZE3000_V33 10
52 #define PFUZE3000_VLDO3 11
53 #define PFUZE3000_VLDO4 12
54
55 #define PFUZE3001_SW1 0
56 #define PFUZE3001_SW2 1
57 #define PFUZE3001_SW3 2
58 #define PFUZE3001_VSNVS 3
59 #define PFUZE3001_VLDO1 4
60 #define PFUZE3001_VLDO2 5
61 #define PFUZE3001_VCCSD 6
62 #define PFUZE3001_V33 7
63 #define PFUZE3001_VLDO3 8
64 #define PFUZE3001_VLDO4 9
65
66 struct regulator_init_data;
67
68 struct pfuze_regulator_platform_data {
69 struct regulator_init_data *init_data[PFUZE100_MAX_REGULATOR];
70 };
71
72 #endif