root/arch/microblaze/kernel/cpu/cpuinfo.c

/* [<][>][^][v][top][bottom][index][help] */

DEFINITIONS

This source file includes following definitions.
  1. setup_cpuinfo
  2. setup_cpuinfo_clk

   1 /*
   2  * Copyright (C) 2007-2009 Michal Simek <monstr@monstr.eu>
   3  * Copyright (C) 2007-2009 PetaLogix
   4  * Copyright (C) 2007 John Williams <john.williams@petalogix.com>
   5  *
   6  * This file is subject to the terms and conditions of the GNU General Public
   7  * License. See the file "COPYING" in the main directory of this archive
   8  * for more details.
   9  */
  10 
  11 #include <linux/clk.h>
  12 #include <linux/init.h>
  13 #include <asm/cpuinfo.h>
  14 #include <asm/pvr.h>
  15 
  16 const struct cpu_ver_key cpu_ver_lookup[] = {
  17         /* These key value are as per MBV field in PVR0 */
  18         {"5.00.a", 0x01},
  19         {"5.00.b", 0x02},
  20         {"5.00.c", 0x03},
  21         {"6.00.a", 0x04},
  22         {"6.00.b", 0x06},
  23         {"7.00.a", 0x05},
  24         {"7.00.b", 0x07},
  25         {"7.10.a", 0x08},
  26         {"7.10.b", 0x09},
  27         {"7.10.c", 0x0a},
  28         {"7.10.d", 0x0b},
  29         {"7.20.a", 0x0c},
  30         {"7.20.b", 0x0d},
  31         {"7.20.c", 0x0e},
  32         {"7.20.d", 0x0f},
  33         {"7.30.a", 0x10},
  34         {"7.30.b", 0x11},
  35         {"8.00.a", 0x12},
  36         {"8.00.b", 0x13},
  37         {"8.10.a", 0x14},
  38         {"8.20.a", 0x15},
  39         {"8.20.b", 0x16},
  40         {"8.30.a", 0x17},
  41         {"8.40.a", 0x18},
  42         {"8.40.b", 0x19},
  43         {"8.50.a", 0x1a},
  44         {"8.50.b", 0x1c},
  45         {"8.50.c", 0x1e},
  46         {"9.0", 0x1b},
  47         {"9.1", 0x1d},
  48         {"9.2", 0x1f},
  49         {"9.3", 0x20},
  50         {"9.4", 0x21},
  51         {"9.5", 0x22},
  52         {"9.6", 0x23},
  53         {"10.0", 0x24},
  54         {NULL, 0},
  55 };
  56 
  57 /*
  58  * FIXME Not sure if the actual key is defined by Xilinx in the PVR
  59  */
  60 const struct family_string_key family_string_lookup[] = {
  61         {"virtex2", 0x4},
  62         {"virtex2pro", 0x5},
  63         {"spartan3", 0x6},
  64         {"virtex4", 0x7},
  65         {"virtex5", 0x8},
  66         {"spartan3e", 0x9},
  67         {"spartan3a", 0xa},
  68         {"spartan3an", 0xb},
  69         {"spartan3adsp", 0xc},
  70         {"spartan6", 0xd},
  71         {"virtex6", 0xe},
  72         {"virtex7", 0xf},
  73         /* FIXME There is no key code defined for spartan2 */
  74         {"spartan2", 0xf0},
  75         {"kintex7", 0x10},
  76         {"artix7", 0x11},
  77         {"zynq7000", 0x12},
  78         {"UltraScale Virtex", 0x13},
  79         {"UltraScale Kintex", 0x14},
  80         {"UltraScale+ Zynq", 0x15},
  81         {"UltraScale+ Virtex", 0x16},
  82         {"UltraScale+ Kintex", 0x17},
  83         {"Spartan7", 0x18},
  84         {NULL, 0},
  85 };
  86 
  87 struct cpuinfo cpuinfo;
  88 static struct device_node *cpu;
  89 
  90 void __init setup_cpuinfo(void)
  91 {
  92         cpu = of_get_cpu_node(0, NULL);
  93         if (!cpu)
  94                 pr_err("You don't have cpu or are missing cpu reg property!!!\n");
  95 
  96         pr_info("%s: initialising\n", __func__);
  97 
  98         switch (cpu_has_pvr()) {
  99         case 0:
 100                 pr_warn("%s: No PVR support. Using static CPU info from FDT\n",
 101                         __func__);
 102                 set_cpuinfo_static(&cpuinfo, cpu);
 103                 break;
 104 /* FIXME I found weird behavior with MB 7.00.a/b 7.10.a
 105  * please do not use FULL PVR with MMU */
 106         case 1:
 107                 pr_info("%s: Using full CPU PVR support\n",
 108                         __func__);
 109                 set_cpuinfo_static(&cpuinfo, cpu);
 110                 set_cpuinfo_pvr_full(&cpuinfo, cpu);
 111                 break;
 112         default:
 113                 pr_warn("%s: Unsupported PVR setting\n", __func__);
 114                 set_cpuinfo_static(&cpuinfo, cpu);
 115         }
 116 
 117         if (cpuinfo.mmu_privins)
 118                 pr_warn("%s: Stream instructions enabled"
 119                         " - USERSPACE CAN LOCK THIS KERNEL!\n", __func__);
 120 
 121         of_node_put(cpu);
 122 }
 123 
 124 void __init setup_cpuinfo_clk(void)
 125 {
 126         struct clk *clk;
 127 
 128         clk = of_clk_get(cpu, 0);
 129         if (IS_ERR(clk)) {
 130                 pr_err("ERROR: CPU CCF input clock not found\n");
 131                 /* take timebase-frequency from DTS */
 132                 cpuinfo.cpu_clock_freq = fcpu(cpu, "timebase-frequency");
 133         } else {
 134                 cpuinfo.cpu_clock_freq = clk_get_rate(clk);
 135         }
 136 
 137         if (!cpuinfo.cpu_clock_freq) {
 138                 pr_err("ERROR: CPU clock frequency not setup\n");
 139                 BUG();
 140         }
 141 }

/* [<][>][^][v][top][bottom][index][help] */