This source file includes following definitions.
- ia64_sal_cache_init
- ia64_sal_clear_state_info
- ia64_sal_get_state_info
- ia64_sal_get_state_info_size
- ia64_sal_mc_rendez
- ia64_sal_mc_set_params
- ia64_sal_pci_config_read
- ia64_sal_pci_config_write
- ia64_sal_register_physical_addr
- ia64_sal_set_vectors
- ia64_sal_update_pal
- ia64_sal_physical_id_info
1
2 #ifndef _ASM_IA64_SAL_H
3 #define _ASM_IA64_SAL_H
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27 #define IA64_SAL_PLATFORM_FEATURE_BUS_LOCK_BIT 0
28 #define IA64_SAL_PLATFORM_FEATURE_IRQ_REDIR_HINT_BIT 1
29 #define IA64_SAL_PLATFORM_FEATURE_IPI_REDIR_HINT_BIT 2
30 #define IA64_SAL_PLATFORM_FEATURE_ITC_DRIFT_BIT 3
31
32 #define IA64_SAL_PLATFORM_FEATURE_BUS_LOCK (1<<IA64_SAL_PLATFORM_FEATURE_BUS_LOCK_BIT)
33 #define IA64_SAL_PLATFORM_FEATURE_IRQ_REDIR_HINT (1<<IA64_SAL_PLATFORM_FEATURE_IRQ_REDIR_HINT_BIT)
34 #define IA64_SAL_PLATFORM_FEATURE_IPI_REDIR_HINT (1<<IA64_SAL_PLATFORM_FEATURE_IPI_REDIR_HINT_BIT)
35 #define IA64_SAL_PLATFORM_FEATURE_ITC_DRIFT (1<<IA64_SAL_PLATFORM_FEATURE_ITC_DRIFT_BIT)
36
37 #ifndef __ASSEMBLY__
38
39 #include <linux/bcd.h>
40 #include <linux/spinlock.h>
41 #include <linux/efi.h>
42
43 #include <asm/pal.h>
44 #include <asm/fpu.h>
45
46 extern unsigned long sal_systab_phys;
47 extern spinlock_t sal_lock;
48
49
50 #define __IA64_FW_CALL(entry,result,a0,a1,a2,a3,a4,a5,a6,a7) \
51 result = (*entry)(a0,a1,a2,a3,a4,a5,a6,a7)
52
53 # define IA64_FW_CALL(entry,result,args...) do { \
54 unsigned long __ia64_sc_flags; \
55 struct ia64_fpreg __ia64_sc_fr[6]; \
56 ia64_save_scratch_fpregs(__ia64_sc_fr); \
57 spin_lock_irqsave(&sal_lock, __ia64_sc_flags); \
58 __IA64_FW_CALL(entry, result, args); \
59 spin_unlock_irqrestore(&sal_lock, __ia64_sc_flags); \
60 ia64_load_scratch_fpregs(__ia64_sc_fr); \
61 } while (0)
62
63 # define SAL_CALL(result,args...) \
64 IA64_FW_CALL(ia64_sal, result, args);
65
66 # define SAL_CALL_NOLOCK(result,args...) do { \
67 unsigned long __ia64_scn_flags; \
68 struct ia64_fpreg __ia64_scn_fr[6]; \
69 ia64_save_scratch_fpregs(__ia64_scn_fr); \
70 local_irq_save(__ia64_scn_flags); \
71 __IA64_FW_CALL(ia64_sal, result, args); \
72 local_irq_restore(__ia64_scn_flags); \
73 ia64_load_scratch_fpregs(__ia64_scn_fr); \
74 } while (0)
75
76 # define SAL_CALL_REENTRANT(result,args...) do { \
77 struct ia64_fpreg __ia64_scs_fr[6]; \
78 ia64_save_scratch_fpregs(__ia64_scs_fr); \
79 preempt_disable(); \
80 __IA64_FW_CALL(ia64_sal, result, args); \
81 preempt_enable(); \
82 ia64_load_scratch_fpregs(__ia64_scs_fr); \
83 } while (0)
84
85 #define SAL_SET_VECTORS 0x01000000
86 #define SAL_GET_STATE_INFO 0x01000001
87 #define SAL_GET_STATE_INFO_SIZE 0x01000002
88 #define SAL_CLEAR_STATE_INFO 0x01000003
89 #define SAL_MC_RENDEZ 0x01000004
90 #define SAL_MC_SET_PARAMS 0x01000005
91 #define SAL_REGISTER_PHYSICAL_ADDR 0x01000006
92
93 #define SAL_CACHE_FLUSH 0x01000008
94 #define SAL_CACHE_INIT 0x01000009
95 #define SAL_PCI_CONFIG_READ 0x01000010
96 #define SAL_PCI_CONFIG_WRITE 0x01000011
97 #define SAL_FREQ_BASE 0x01000012
98 #define SAL_PHYSICAL_ID_INFO 0x01000013
99
100 #define SAL_UPDATE_PAL 0x01000020
101
102 struct ia64_sal_retval {
103
104
105
106
107
108
109
110 long status;
111 unsigned long v0;
112 unsigned long v1;
113 unsigned long v2;
114 };
115
116 typedef struct ia64_sal_retval (*ia64_sal_handler) (u64, ...);
117
118 enum {
119 SAL_FREQ_BASE_PLATFORM = 0,
120 SAL_FREQ_BASE_INTERVAL_TIMER = 1,
121 SAL_FREQ_BASE_REALTIME_CLOCK = 2
122 };
123
124
125
126
127
128
129
130 struct ia64_sal_systab {
131 u8 signature[4];
132 u32 size;
133 u8 sal_rev_minor;
134 u8 sal_rev_major;
135 u16 entry_count;
136 u8 checksum;
137 u8 reserved1[7];
138 u8 sal_a_rev_minor;
139 u8 sal_a_rev_major;
140 u8 sal_b_rev_minor;
141 u8 sal_b_rev_major;
142
143 u8 oem_id[32];
144 u8 product_id[32];
145 u8 reserved2[8];
146 };
147
148 enum sal_systab_entry_type {
149 SAL_DESC_ENTRY_POINT = 0,
150 SAL_DESC_MEMORY = 1,
151 SAL_DESC_PLATFORM_FEATURE = 2,
152 SAL_DESC_TR = 3,
153 SAL_DESC_PTC = 4,
154 SAL_DESC_AP_WAKEUP = 5
155 };
156
157
158
159
160
161
162
163
164
165
166 #define SAL_DESC_SIZE(type) "\060\040\020\040\020\020"[(unsigned) type]
167
168 typedef struct ia64_sal_desc_entry_point {
169 u8 type;
170 u8 reserved1[7];
171 u64 pal_proc;
172 u64 sal_proc;
173 u64 gp;
174 u8 reserved2[16];
175 }ia64_sal_desc_entry_point_t;
176
177 typedef struct ia64_sal_desc_memory {
178 u8 type;
179 u8 used_by_sal;
180 u8 mem_attr;
181 u8 access_rights;
182 u8 mem_attr_mask;
183 u8 reserved1;
184 u8 mem_type;
185 u8 mem_usage;
186 u64 addr;
187 u32 length;
188 u32 reserved2;
189 u8 oem_reserved[8];
190 } ia64_sal_desc_memory_t;
191
192 typedef struct ia64_sal_desc_platform_feature {
193 u8 type;
194 u8 feature_mask;
195 u8 reserved1[14];
196 } ia64_sal_desc_platform_feature_t;
197
198 typedef struct ia64_sal_desc_tr {
199 u8 type;
200 u8 tr_type;
201 u8 regnum;
202 u8 reserved1[5];
203 u64 addr;
204 u64 page_size;
205 u8 reserved2[8];
206 } ia64_sal_desc_tr_t;
207
208 typedef struct ia64_sal_desc_ptc {
209 u8 type;
210 u8 reserved1[3];
211 u32 num_domains;
212 u64 domain_info;
213 } ia64_sal_desc_ptc_t;
214
215 typedef struct ia64_sal_ptc_domain_info {
216 u64 proc_count;
217 u64 proc_list;
218 } ia64_sal_ptc_domain_info_t;
219
220 typedef struct ia64_sal_ptc_domain_proc_entry {
221 u64 id : 8;
222 u64 eid : 8;
223 } ia64_sal_ptc_domain_proc_entry_t;
224
225
226 #define IA64_SAL_AP_EXTERNAL_INT 0
227
228 typedef struct ia64_sal_desc_ap_wakeup {
229 u8 type;
230 u8 mechanism;
231 u8 reserved1[6];
232 u64 vector;
233 } ia64_sal_desc_ap_wakeup_t ;
234
235 extern ia64_sal_handler ia64_sal;
236 extern struct ia64_sal_desc_ptc *ia64_ptc_domain_info;
237
238 extern unsigned short sal_revision;
239 extern unsigned short sal_version;
240 #define SAL_VERSION_CODE(major, minor) ((bin2bcd(major) << 8) | bin2bcd(minor))
241
242 extern const char *ia64_sal_strerror (long status);
243 extern void ia64_sal_init (struct ia64_sal_systab *sal_systab);
244
245
246 enum {
247 SAL_INFO_TYPE_MCA = 0,
248 SAL_INFO_TYPE_INIT = 1,
249 SAL_INFO_TYPE_CMC = 2,
250 SAL_INFO_TYPE_CPE = 3
251 };
252
253
254 enum {
255 SAL_MC_PARAM_RENDEZ_INT = 1,
256 SAL_MC_PARAM_RENDEZ_WAKEUP = 2,
257 SAL_MC_PARAM_CPE_INT = 3
258 };
259
260
261 enum {
262 SAL_MC_PARAM_MECHANISM_INT = 1,
263 SAL_MC_PARAM_MECHANISM_MEM = 2
264 };
265
266
267 enum {
268 SAL_VECTOR_OS_MCA = 0,
269 SAL_VECTOR_OS_INIT = 1,
270 SAL_VECTOR_OS_BOOT_RENDEZ = 2
271 };
272
273
274 #define SAL_MC_PARAM_RZ_ALWAYS 0x1
275 #define SAL_MC_PARAM_BINIT_ESCALATE 0x10
276
277
278
279
280
281
282 #define SAL_PROC_DEV_ERR_SECT_GUID \
283 EFI_GUID(0xe429faf1, 0x3cb7, 0x11d4, 0xbc, 0xa7, 0x0, 0x80, 0xc7, 0x3c, 0x88, 0x81)
284 #define SAL_PLAT_MEM_DEV_ERR_SECT_GUID \
285 EFI_GUID(0xe429faf2, 0x3cb7, 0x11d4, 0xbc, 0xa7, 0x0, 0x80, 0xc7, 0x3c, 0x88, 0x81)
286 #define SAL_PLAT_SEL_DEV_ERR_SECT_GUID \
287 EFI_GUID(0xe429faf3, 0x3cb7, 0x11d4, 0xbc, 0xa7, 0x0, 0x80, 0xc7, 0x3c, 0x88, 0x81)
288 #define SAL_PLAT_PCI_BUS_ERR_SECT_GUID \
289 EFI_GUID(0xe429faf4, 0x3cb7, 0x11d4, 0xbc, 0xa7, 0x0, 0x80, 0xc7, 0x3c, 0x88, 0x81)
290 #define SAL_PLAT_SMBIOS_DEV_ERR_SECT_GUID \
291 EFI_GUID(0xe429faf5, 0x3cb7, 0x11d4, 0xbc, 0xa7, 0x0, 0x80, 0xc7, 0x3c, 0x88, 0x81)
292 #define SAL_PLAT_PCI_COMP_ERR_SECT_GUID \
293 EFI_GUID(0xe429faf6, 0x3cb7, 0x11d4, 0xbc, 0xa7, 0x0, 0x80, 0xc7, 0x3c, 0x88, 0x81)
294 #define SAL_PLAT_SPECIFIC_ERR_SECT_GUID \
295 EFI_GUID(0xe429faf7, 0x3cb7, 0x11d4, 0xbc, 0xa7, 0x0, 0x80, 0xc7, 0x3c, 0x88, 0x81)
296 #define SAL_PLAT_HOST_CTLR_ERR_SECT_GUID \
297 EFI_GUID(0xe429faf8, 0x3cb7, 0x11d4, 0xbc, 0xa7, 0x0, 0x80, 0xc7, 0x3c, 0x88, 0x81)
298 #define SAL_PLAT_BUS_ERR_SECT_GUID \
299 EFI_GUID(0xe429faf9, 0x3cb7, 0x11d4, 0xbc, 0xa7, 0x0, 0x80, 0xc7, 0x3c, 0x88, 0x81)
300 #define PROCESSOR_ABSTRACTION_LAYER_OVERWRITE_GUID \
301 EFI_GUID(0x6cb0a200, 0x893a, 0x11da, 0x96, 0xd2, 0x0, 0x10, 0x83, 0xff, \
302 0xca, 0x4d)
303
304 #define MAX_CACHE_ERRORS 6
305 #define MAX_TLB_ERRORS 6
306 #define MAX_BUS_ERRORS 1
307
308
309 typedef struct sal_log_revision {
310 u8 minor;
311 u8 major;
312 } sal_log_revision_t;
313
314
315 typedef struct sal_log_timestamp {
316 u8 slh_second;
317 u8 slh_minute;
318 u8 slh_hour;
319 u8 slh_reserved;
320 u8 slh_day;
321 u8 slh_month;
322 u8 slh_year;
323 u8 slh_century;
324 } sal_log_timestamp_t;
325
326
327 typedef struct sal_log_record_header {
328 u64 id;
329 sal_log_revision_t revision;
330 u8 severity;
331 u8 validation_bits;
332 u32 len;
333 sal_log_timestamp_t timestamp;
334 efi_guid_t platform_guid;
335 } sal_log_record_header_t;
336
337 #define sal_log_severity_recoverable 0
338 #define sal_log_severity_fatal 1
339 #define sal_log_severity_corrected 2
340
341
342
343
344
345 #define ERI_NOT_VALID 0x0
346 #define ERI_NOT_ACCESSIBLE 0x30
347 #define ERI_CONTAINMENT_WARN 0x22
348 #define ERI_UNCORRECTED_ERROR 0x20
349 #define ERI_COMPONENT_RESET 0x24
350 #define ERI_CORR_ERROR_LOG 0x21
351 #define ERI_CORR_ERROR_THRESH 0x29
352
353
354 typedef struct sal_log_sec_header {
355 efi_guid_t guid;
356 sal_log_revision_t revision;
357 u8 error_recovery_info;
358 u8 reserved;
359 u32 len;
360 } sal_log_section_hdr_t;
361
362 typedef struct sal_log_mod_error_info {
363 struct {
364 u64 check_info : 1,
365 requestor_identifier : 1,
366 responder_identifier : 1,
367 target_identifier : 1,
368 precise_ip : 1,
369 reserved : 59;
370 } valid;
371 u64 check_info;
372 u64 requestor_identifier;
373 u64 responder_identifier;
374 u64 target_identifier;
375 u64 precise_ip;
376 } sal_log_mod_error_info_t;
377
378 typedef struct sal_processor_static_info {
379 struct {
380 u64 minstate : 1,
381 br : 1,
382 cr : 1,
383 ar : 1,
384 rr : 1,
385 fr : 1,
386 reserved : 58;
387 } valid;
388 pal_min_state_area_t min_state_area;
389 u64 br[8];
390 u64 cr[128];
391 u64 ar[128];
392 u64 rr[8];
393 struct ia64_fpreg __attribute__ ((packed)) fr[128];
394 } sal_processor_static_info_t;
395
396 struct sal_cpuid_info {
397 u64 regs[5];
398 u64 reserved;
399 };
400
401 typedef struct sal_log_processor_info {
402 sal_log_section_hdr_t header;
403 struct {
404 u64 proc_error_map : 1,
405 proc_state_param : 1,
406 proc_cr_lid : 1,
407 psi_static_struct : 1,
408 num_cache_check : 4,
409 num_tlb_check : 4,
410 num_bus_check : 4,
411 num_reg_file_check : 4,
412 num_ms_check : 4,
413 cpuid_info : 1,
414 reserved1 : 39;
415 } valid;
416 u64 proc_error_map;
417 u64 proc_state_parameter;
418 u64 proc_cr_lid;
419
420
421
422
423 sal_log_mod_error_info_t info[0];
424
425
426
427
428
429
430
431
432
433
434
435 } sal_log_processor_info_t;
436
437
438 #define SAL_LPI_PSI_INFO(l) \
439 ({ sal_log_processor_info_t *_l = (l); \
440 ((sal_processor_static_info_t *) \
441 ((char *) _l->info + ((_l->valid.num_cache_check + _l->valid.num_tlb_check \
442 + _l->valid.num_bus_check + _l->valid.num_reg_file_check \
443 + _l->valid.num_ms_check) * sizeof(sal_log_mod_error_info_t) \
444 + sizeof(struct sal_cpuid_info)))); \
445 })
446
447
448
449 typedef struct sal_log_mem_dev_err_info {
450 sal_log_section_hdr_t header;
451 struct {
452 u64 error_status : 1,
453 physical_addr : 1,
454 addr_mask : 1,
455 node : 1,
456 card : 1,
457 module : 1,
458 bank : 1,
459 device : 1,
460 row : 1,
461 column : 1,
462 bit_position : 1,
463 requestor_id : 1,
464 responder_id : 1,
465 target_id : 1,
466 bus_spec_data : 1,
467 oem_id : 1,
468 oem_data : 1,
469 reserved : 47;
470 } valid;
471 u64 error_status;
472 u64 physical_addr;
473 u64 addr_mask;
474 u16 node;
475 u16 card;
476 u16 module;
477 u16 bank;
478 u16 device;
479 u16 row;
480 u16 column;
481 u16 bit_position;
482 u64 requestor_id;
483 u64 responder_id;
484 u64 target_id;
485 u64 bus_spec_data;
486 u8 oem_id[16];
487 u8 oem_data[1];
488 } sal_log_mem_dev_err_info_t;
489
490 typedef struct sal_log_sel_dev_err_info {
491 sal_log_section_hdr_t header;
492 struct {
493 u64 record_id : 1,
494 record_type : 1,
495 generator_id : 1,
496 evm_rev : 1,
497 sensor_type : 1,
498 sensor_num : 1,
499 event_dir : 1,
500 event_data1 : 1,
501 event_data2 : 1,
502 event_data3 : 1,
503 reserved : 54;
504 } valid;
505 u16 record_id;
506 u8 record_type;
507 u8 timestamp[4];
508 u16 generator_id;
509 u8 evm_rev;
510 u8 sensor_type;
511 u8 sensor_num;
512 u8 event_dir;
513 u8 event_data1;
514 u8 event_data2;
515 u8 event_data3;
516 } sal_log_sel_dev_err_info_t;
517
518 typedef struct sal_log_pci_bus_err_info {
519 sal_log_section_hdr_t header;
520 struct {
521 u64 err_status : 1,
522 err_type : 1,
523 bus_id : 1,
524 bus_address : 1,
525 bus_data : 1,
526 bus_cmd : 1,
527 requestor_id : 1,
528 responder_id : 1,
529 target_id : 1,
530 oem_data : 1,
531 reserved : 54;
532 } valid;
533 u64 err_status;
534 u16 err_type;
535 u16 bus_id;
536 u32 reserved;
537 u64 bus_address;
538 u64 bus_data;
539 u64 bus_cmd;
540 u64 requestor_id;
541 u64 responder_id;
542 u64 target_id;
543 u8 oem_data[1];
544 } sal_log_pci_bus_err_info_t;
545
546 typedef struct sal_log_smbios_dev_err_info {
547 sal_log_section_hdr_t header;
548 struct {
549 u64 event_type : 1,
550 length : 1,
551 time_stamp : 1,
552 data : 1,
553 reserved1 : 60;
554 } valid;
555 u8 event_type;
556 u8 length;
557 u8 time_stamp[6];
558 u8 data[1];
559 } sal_log_smbios_dev_err_info_t;
560
561 typedef struct sal_log_pci_comp_err_info {
562 sal_log_section_hdr_t header;
563 struct {
564 u64 err_status : 1,
565 comp_info : 1,
566 num_mem_regs : 1,
567 num_io_regs : 1,
568 reg_data_pairs : 1,
569 oem_data : 1,
570 reserved : 58;
571 } valid;
572 u64 err_status;
573 struct {
574 u16 vendor_id;
575 u16 device_id;
576 u8 class_code[3];
577 u8 func_num;
578 u8 dev_num;
579 u8 bus_num;
580 u8 seg_num;
581 u8 reserved[5];
582 } comp_info;
583 u32 num_mem_regs;
584 u32 num_io_regs;
585 u64 reg_data_pairs[1];
586
587
588
589
590
591 u8 oem_data[1];
592 } sal_log_pci_comp_err_info_t;
593
594 typedef struct sal_log_plat_specific_err_info {
595 sal_log_section_hdr_t header;
596 struct {
597 u64 err_status : 1,
598 guid : 1,
599 oem_data : 1,
600 reserved : 61;
601 } valid;
602 u64 err_status;
603 efi_guid_t guid;
604 u8 oem_data[1];
605 } sal_log_plat_specific_err_info_t;
606
607 typedef struct sal_log_host_ctlr_err_info {
608 sal_log_section_hdr_t header;
609 struct {
610 u64 err_status : 1,
611 requestor_id : 1,
612 responder_id : 1,
613 target_id : 1,
614 bus_spec_data : 1,
615 oem_data : 1,
616 reserved : 58;
617 } valid;
618 u64 err_status;
619 u64 requestor_id;
620 u64 responder_id;
621 u64 target_id;
622 u64 bus_spec_data;
623 u8 oem_data[1];
624 } sal_log_host_ctlr_err_info_t;
625
626 typedef struct sal_log_plat_bus_err_info {
627 sal_log_section_hdr_t header;
628 struct {
629 u64 err_status : 1,
630 requestor_id : 1,
631 responder_id : 1,
632 target_id : 1,
633 bus_spec_data : 1,
634 oem_data : 1,
635 reserved : 58;
636 } valid;
637 u64 err_status;
638 u64 requestor_id;
639 u64 responder_id;
640 u64 target_id;
641 u64 bus_spec_data;
642 u8 oem_data[1];
643 } sal_log_plat_bus_err_info_t;
644
645
646 typedef union sal_log_platform_err_info {
647 sal_log_mem_dev_err_info_t mem_dev_err;
648 sal_log_sel_dev_err_info_t sel_dev_err;
649 sal_log_pci_bus_err_info_t pci_bus_err;
650 sal_log_smbios_dev_err_info_t smbios_dev_err;
651 sal_log_pci_comp_err_info_t pci_comp_err;
652 sal_log_plat_specific_err_info_t plat_specific_err;
653 sal_log_host_ctlr_err_info_t host_ctlr_err;
654 sal_log_plat_bus_err_info_t plat_bus_err;
655 } sal_log_platform_err_info_t;
656
657
658 typedef struct err_rec {
659 sal_log_record_header_t sal_elog_header;
660 sal_log_processor_info_t proc_err;
661 sal_log_platform_err_info_t plat_err;
662 u8 oem_data_pad[1024];
663 } ia64_err_rec_t;
664
665
666
667
668
669
670 extern s64 ia64_sal_cache_flush (u64 cache_type);
671 extern void __init check_sal_cache_flush (void);
672
673
674 static inline s64
675 ia64_sal_cache_init (void)
676 {
677 struct ia64_sal_retval isrv;
678 SAL_CALL(isrv, SAL_CACHE_INIT, 0, 0, 0, 0, 0, 0, 0);
679 return isrv.status;
680 }
681
682
683
684
685
686 static inline s64
687 ia64_sal_clear_state_info (u64 sal_info_type)
688 {
689 struct ia64_sal_retval isrv;
690 SAL_CALL_REENTRANT(isrv, SAL_CLEAR_STATE_INFO, sal_info_type, 0,
691 0, 0, 0, 0, 0);
692 return isrv.status;
693 }
694
695
696
697
698
699 static inline u64
700 ia64_sal_get_state_info (u64 sal_info_type, u64 *sal_info)
701 {
702 struct ia64_sal_retval isrv;
703 SAL_CALL_REENTRANT(isrv, SAL_GET_STATE_INFO, sal_info_type, 0,
704 sal_info, 0, 0, 0, 0);
705 if (isrv.status)
706 return 0;
707
708 return isrv.v0;
709 }
710
711
712
713
714
715 static inline u64
716 ia64_sal_get_state_info_size (u64 sal_info_type)
717 {
718 struct ia64_sal_retval isrv;
719 SAL_CALL_REENTRANT(isrv, SAL_GET_STATE_INFO_SIZE, sal_info_type, 0,
720 0, 0, 0, 0, 0);
721 if (isrv.status)
722 return 0;
723 return isrv.v0;
724 }
725
726
727
728
729
730
731 static inline s64
732 ia64_sal_mc_rendez (void)
733 {
734 struct ia64_sal_retval isrv;
735 SAL_CALL_NOLOCK(isrv, SAL_MC_RENDEZ, 0, 0, 0, 0, 0, 0, 0);
736 return isrv.status;
737 }
738
739
740
741
742
743
744
745
746 static inline struct ia64_sal_retval
747 ia64_sal_mc_set_params (u64 param_type, u64 i_or_m, u64 i_or_m_val, u64 timeout, u64 rz_always)
748 {
749 struct ia64_sal_retval isrv;
750 SAL_CALL(isrv, SAL_MC_SET_PARAMS, param_type, i_or_m, i_or_m_val,
751 timeout, rz_always, 0, 0);
752 return isrv;
753 }
754
755
756 static inline s64
757 ia64_sal_pci_config_read (u64 pci_config_addr, int type, u64 size, u64 *value)
758 {
759 struct ia64_sal_retval isrv;
760 SAL_CALL(isrv, SAL_PCI_CONFIG_READ, pci_config_addr, size, type, 0, 0, 0, 0);
761 if (value)
762 *value = isrv.v0;
763 return isrv.status;
764 }
765
766
767 static inline s64
768 ia64_sal_pci_config_write (u64 pci_config_addr, int type, u64 size, u64 value)
769 {
770 struct ia64_sal_retval isrv;
771 SAL_CALL(isrv, SAL_PCI_CONFIG_WRITE, pci_config_addr, size, value,
772 type, 0, 0, 0);
773 return isrv.status;
774 }
775
776
777
778
779
780 static inline s64
781 ia64_sal_register_physical_addr (u64 phys_entry, u64 phys_addr)
782 {
783 struct ia64_sal_retval isrv;
784 SAL_CALL(isrv, SAL_REGISTER_PHYSICAL_ADDR, phys_entry, phys_addr,
785 0, 0, 0, 0, 0);
786 return isrv.status;
787 }
788
789
790
791
792
793
794 static inline s64
795 ia64_sal_set_vectors (u64 vector_type,
796 u64 handler_addr1, u64 gp1, u64 handler_len1,
797 u64 handler_addr2, u64 gp2, u64 handler_len2)
798 {
799 struct ia64_sal_retval isrv;
800 SAL_CALL(isrv, SAL_SET_VECTORS, vector_type,
801 handler_addr1, gp1, handler_len1,
802 handler_addr2, gp2, handler_len2);
803
804 return isrv.status;
805 }
806
807
808 static inline s64
809 ia64_sal_update_pal (u64 param_buf, u64 scratch_buf, u64 scratch_buf_size,
810 u64 *error_code, u64 *scratch_buf_size_needed)
811 {
812 struct ia64_sal_retval isrv;
813 SAL_CALL(isrv, SAL_UPDATE_PAL, param_buf, scratch_buf, scratch_buf_size,
814 0, 0, 0, 0);
815 if (error_code)
816 *error_code = isrv.v0;
817 if (scratch_buf_size_needed)
818 *scratch_buf_size_needed = isrv.v1;
819 return isrv.status;
820 }
821
822
823 static inline s64
824 ia64_sal_physical_id_info(u16 *splid)
825 {
826 struct ia64_sal_retval isrv;
827
828 if (sal_revision < SAL_VERSION_CODE(3,2))
829 return -1;
830
831 SAL_CALL(isrv, SAL_PHYSICAL_ID_INFO, 0, 0, 0, 0, 0, 0, 0);
832 if (splid)
833 *splid = isrv.v0;
834 return isrv.status;
835 }
836
837 extern unsigned long sal_platform_features;
838
839 extern int (*salinfo_platform_oemdata)(const u8 *, u8 **, u64 *);
840
841 struct sal_ret_values {
842 long r8; long r9; long r10; long r11;
843 };
844
845 #define IA64_SAL_OEMFUNC_MIN 0x02000000
846 #define IA64_SAL_OEMFUNC_MAX 0x03ffffff
847
848 extern int ia64_sal_oemcall(struct ia64_sal_retval *, u64, u64, u64, u64, u64,
849 u64, u64, u64);
850 extern int ia64_sal_oemcall_nolock(struct ia64_sal_retval *, u64, u64, u64,
851 u64, u64, u64, u64, u64);
852 extern int ia64_sal_oemcall_reentrant(struct ia64_sal_retval *, u64, u64, u64,
853 u64, u64, u64, u64, u64);
854 extern long
855 ia64_sal_freq_base (unsigned long which, unsigned long *ticks_per_second,
856 unsigned long *drift_info);
857 #ifdef CONFIG_HOTPLUG_CPU
858
859
860
861
862
863
864 struct sal_to_os_boot {
865 u64 rr[8];
866 u64 br[6];
867
868 u64 gr1;
869 u64 gr12;
870 u64 gr13;
871 u64 fpsr;
872 u64 pfs;
873 u64 rnat;
874 u64 unat;
875 u64 bspstore;
876 u64 dcr;
877 u64 iva;
878 u64 pta;
879 u64 itv;
880 u64 pmv;
881 u64 cmcv;
882 u64 lrr[2];
883 u64 gr[4];
884 u64 pr;
885 u64 lc;
886 struct ia64_fpreg fp[20];
887 };
888
889
890
891
892 extern struct sal_to_os_boot sal_boot_rendez_state[NR_CPUS];
893
894 extern void ia64_jump_to_sal(struct sal_to_os_boot *);
895 #endif
896
897 extern void ia64_sal_handler_init(void *entry_point, void *gpval);
898
899 #define PALO_MAX_TLB_PURGES 0xFFFF
900 #define PALO_SIG "PALO"
901
902 struct palo_table {
903 u8 signature[4];
904 u32 length;
905 u8 minor_revision;
906 u8 major_revision;
907 u8 checksum;
908 u8 reserved1[5];
909 u16 max_tlb_purges;
910 u8 reserved2[6];
911 };
912
913 #define NPTCG_FROM_PAL 0
914 #define NPTCG_FROM_PALO 1
915 #define NPTCG_FROM_KERNEL_PARAMETER 2
916
917 #endif
918
919 #endif