1
2
3
4
5
6
7
8
9
10
11
12
13 #ifndef ASIC_REG_CPU_IF_REGS_H_
14 #define ASIC_REG_CPU_IF_REGS_H_
15
16
17
18
19
20
21
22 #define mmCPU_IF_PF_PQ_PI 0x442100
23
24 #define mmCPU_IF_ARUSER_OVR 0x442104
25
26 #define mmCPU_IF_ARUSER_OVR_EN 0x442108
27
28 #define mmCPU_IF_AWUSER_OVR 0x44210C
29
30 #define mmCPU_IF_AWUSER_OVR_EN 0x442110
31
32 #define mmCPU_IF_AXCACHE_OVR 0x442114
33
34 #define mmCPU_IF_LOCK_OVR 0x442118
35
36 #define mmCPU_IF_PROT_OVR 0x44211C
37
38 #define mmCPU_IF_MAX_OUTSTANDING 0x442120
39
40 #define mmCPU_IF_EARLY_BRESP_EN 0x442124
41
42 #define mmCPU_IF_FORCE_RSP_OK 0x442128
43
44 #define mmCPU_IF_CPU_MSB_ADDR 0x44212C
45
46 #define mmCPU_IF_AXI_SPLIT_INTR 0x442130
47
48 #endif