1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23 #ifndef __CI_DPM_H__
24 #define __CI_DPM_H__
25
26 #include "ppsmc.h"
27 #include "radeon.h"
28
29 #define SMU__NUM_SCLK_DPM_STATE 8
30 #define SMU__NUM_MCLK_DPM_LEVELS 6
31 #define SMU__NUM_LCLK_DPM_LEVELS 8
32 #define SMU__NUM_PCIE_DPM_LEVELS 8
33 #include "smu7_discrete.h"
34
35 #define CISLANDS_MAX_HARDWARE_POWERLEVELS 2
36
37 #define CISLANDS_UNUSED_GPIO_PIN 0x7F
38
39 struct ci_pl {
40 u32 mclk;
41 u32 sclk;
42 enum radeon_pcie_gen pcie_gen;
43 u16 pcie_lane;
44 };
45
46 struct ci_ps {
47 u16 performance_level_count;
48 bool dc_compatible;
49 u32 sclk_t;
50 struct ci_pl performance_levels[CISLANDS_MAX_HARDWARE_POWERLEVELS];
51 };
52
53 struct ci_dpm_level {
54 bool enabled;
55 u32 value;
56 u32 param1;
57 };
58
59 #define CISLAND_MAX_DEEPSLEEP_DIVIDER_ID 5
60 #define MAX_REGULAR_DPM_NUMBER 8
61 #define CISLAND_MINIMUM_ENGINE_CLOCK 800
62
63 struct ci_single_dpm_table {
64 u32 count;
65 struct ci_dpm_level dpm_levels[MAX_REGULAR_DPM_NUMBER];
66 };
67
68 struct ci_dpm_table {
69 struct ci_single_dpm_table sclk_table;
70 struct ci_single_dpm_table mclk_table;
71 struct ci_single_dpm_table pcie_speed_table;
72 struct ci_single_dpm_table vddc_table;
73 struct ci_single_dpm_table vddci_table;
74 struct ci_single_dpm_table mvdd_table;
75 };
76
77 struct ci_mc_reg_entry {
78 u32 mclk_max;
79 u32 mc_data[SMU7_DISCRETE_MC_REGISTER_ARRAY_SIZE];
80 };
81
82 struct ci_mc_reg_table {
83 u8 last;
84 u8 num_entries;
85 u16 valid_flag;
86 struct ci_mc_reg_entry mc_reg_table_entry[MAX_AC_TIMING_ENTRIES];
87 SMU7_Discrete_MCRegisterAddress mc_reg_address[SMU7_DISCRETE_MC_REGISTER_ARRAY_SIZE];
88 };
89
90 struct ci_ulv_parm
91 {
92 bool supported;
93 u32 cg_ulv_parameter;
94 u32 volt_change_delay;
95 struct ci_pl pl;
96 };
97
98 #define CISLANDS_MAX_LEAKAGE_COUNT 8
99
100 struct ci_leakage_voltage {
101 u16 count;
102 u16 leakage_id[CISLANDS_MAX_LEAKAGE_COUNT];
103 u16 actual_voltage[CISLANDS_MAX_LEAKAGE_COUNT];
104 };
105
106 struct ci_dpm_level_enable_mask {
107 u32 uvd_dpm_enable_mask;
108 u32 vce_dpm_enable_mask;
109 u32 acp_dpm_enable_mask;
110 u32 samu_dpm_enable_mask;
111 u32 sclk_dpm_enable_mask;
112 u32 mclk_dpm_enable_mask;
113 u32 pcie_dpm_enable_mask;
114 };
115
116 struct ci_vbios_boot_state
117 {
118 u16 mvdd_bootup_value;
119 u16 vddc_bootup_value;
120 u16 vddci_bootup_value;
121 u32 sclk_bootup_value;
122 u32 mclk_bootup_value;
123 u16 pcie_gen_bootup_value;
124 u16 pcie_lane_bootup_value;
125 };
126
127 struct ci_clock_registers {
128 u32 cg_spll_func_cntl;
129 u32 cg_spll_func_cntl_2;
130 u32 cg_spll_func_cntl_3;
131 u32 cg_spll_func_cntl_4;
132 u32 cg_spll_spread_spectrum;
133 u32 cg_spll_spread_spectrum_2;
134 u32 dll_cntl;
135 u32 mclk_pwrmgt_cntl;
136 u32 mpll_ad_func_cntl;
137 u32 mpll_dq_func_cntl;
138 u32 mpll_func_cntl;
139 u32 mpll_func_cntl_1;
140 u32 mpll_func_cntl_2;
141 u32 mpll_ss1;
142 u32 mpll_ss2;
143 };
144
145 struct ci_thermal_temperature_setting {
146 s32 temperature_low;
147 s32 temperature_high;
148 s32 temperature_shutdown;
149 };
150
151 struct ci_pcie_perf_range {
152 u16 max;
153 u16 min;
154 };
155
156 enum ci_pt_config_reg_type {
157 CISLANDS_CONFIGREG_MMR = 0,
158 CISLANDS_CONFIGREG_SMC_IND,
159 CISLANDS_CONFIGREG_DIDT_IND,
160 CISLANDS_CONFIGREG_CACHE,
161 CISLANDS_CONFIGREG_MAX
162 };
163
164 #define POWERCONTAINMENT_FEATURE_BAPM 0x00000001
165 #define POWERCONTAINMENT_FEATURE_TDCLimit 0x00000002
166 #define POWERCONTAINMENT_FEATURE_PkgPwrLimit 0x00000004
167
168 struct ci_pt_config_reg {
169 u32 offset;
170 u32 mask;
171 u32 shift;
172 u32 value;
173 enum ci_pt_config_reg_type type;
174 };
175
176 struct ci_pt_defaults {
177 u8 svi_load_line_en;
178 u8 svi_load_line_vddc;
179 u8 tdc_vddc_throttle_release_limit_perc;
180 u8 tdc_mawt;
181 u8 tdc_waterfall_ctl;
182 u8 dte_ambient_temp_base;
183 u32 display_cac;
184 u32 bapm_temp_gradient;
185 u16 bapmti_r[SMU7_DTE_ITERATIONS * SMU7_DTE_SOURCES * SMU7_DTE_SINKS];
186 u16 bapmti_rc[SMU7_DTE_ITERATIONS * SMU7_DTE_SOURCES * SMU7_DTE_SINKS];
187 };
188
189 #define DPMTABLE_OD_UPDATE_SCLK 0x00000001
190 #define DPMTABLE_OD_UPDATE_MCLK 0x00000002
191 #define DPMTABLE_UPDATE_SCLK 0x00000004
192 #define DPMTABLE_UPDATE_MCLK 0x00000008
193
194 struct ci_power_info {
195 struct ci_dpm_table dpm_table;
196 u32 voltage_control;
197 u32 mvdd_control;
198 u32 vddci_control;
199 u32 active_auto_throttle_sources;
200 struct ci_clock_registers clock_registers;
201 u16 acpi_vddc;
202 u16 acpi_vddci;
203 enum radeon_pcie_gen force_pcie_gen;
204 enum radeon_pcie_gen acpi_pcie_gen;
205 struct ci_leakage_voltage vddc_leakage;
206 struct ci_leakage_voltage vddci_leakage;
207 u16 max_vddc_in_pp_table;
208 u16 min_vddc_in_pp_table;
209 u16 max_vddci_in_pp_table;
210 u16 min_vddci_in_pp_table;
211 u32 mclk_strobe_mode_threshold;
212 u32 mclk_stutter_mode_threshold;
213 u32 mclk_edc_enable_threshold;
214 u32 mclk_edc_wr_enable_threshold;
215 struct ci_vbios_boot_state vbios_boot_state;
216
217 u32 sram_end;
218 u32 dpm_table_start;
219 u32 soft_regs_start;
220 u32 mc_reg_table_start;
221 u32 fan_table_start;
222 u32 arb_table_start;
223
224 SMU7_Discrete_DpmTable smc_state_table;
225 SMU7_Discrete_MCRegisters smc_mc_reg_table;
226 SMU7_Discrete_PmFuses smc_powertune_table;
227
228 struct ci_mc_reg_table mc_reg_table;
229 struct atom_voltage_table vddc_voltage_table;
230 struct atom_voltage_table vddci_voltage_table;
231 struct atom_voltage_table mvdd_voltage_table;
232 struct ci_ulv_parm ulv;
233 u32 power_containment_features;
234 const struct ci_pt_defaults *powertune_defaults;
235 u32 dte_tj_offset;
236 bool vddc_phase_shed_control;
237 struct ci_thermal_temperature_setting thermal_temp_setting;
238 struct ci_dpm_level_enable_mask dpm_level_enable_mask;
239 u32 need_update_smu7_dpm_table;
240 u32 sclk_dpm_key_disabled;
241 u32 mclk_dpm_key_disabled;
242 u32 pcie_dpm_key_disabled;
243 u32 thermal_sclk_dpm_enabled;
244 struct ci_pcie_perf_range pcie_gen_performance;
245 struct ci_pcie_perf_range pcie_lane_performance;
246 struct ci_pcie_perf_range pcie_gen_powersaving;
247 struct ci_pcie_perf_range pcie_lane_powersaving;
248 u32 activity_target[SMU7_MAX_LEVELS_GRAPHICS];
249 u32 mclk_activity_target;
250 u32 low_sclk_interrupt_t;
251 u32 last_mclk_dpm_enable_mask;
252 u32 sys_pcie_mask;
253
254 bool caps_power_containment;
255 bool caps_cac;
256 bool caps_sq_ramping;
257 bool caps_db_ramping;
258 bool caps_td_ramping;
259 bool caps_tcp_ramping;
260 bool caps_fps;
261 bool caps_sclk_ds;
262 bool caps_sclk_ss_support;
263 bool caps_mclk_ss_support;
264 bool caps_uvd_dpm;
265 bool caps_vce_dpm;
266 bool caps_samu_dpm;
267 bool caps_acp_dpm;
268 bool caps_automatic_dc_transition;
269 bool caps_sclk_throttle_low_notification;
270 bool caps_dynamic_ac_timing;
271 bool caps_od_fuzzy_fan_control_support;
272
273 bool thermal_protection;
274 bool pcie_performance_request;
275 bool dynamic_ss;
276 bool dll_default_on;
277 bool cac_enabled;
278 bool uvd_enabled;
279 bool battery_state;
280 bool pspp_notify_required;
281 bool mem_gddr5;
282 bool enable_bapm_feature;
283 bool enable_tdc_limit_feature;
284 bool enable_pkg_pwr_tracking_feature;
285 bool use_pcie_performance_levels;
286 bool use_pcie_powersaving_levels;
287 bool uvd_power_gated;
288
289 struct radeon_ps current_rps;
290 struct ci_ps current_ps;
291 struct radeon_ps requested_rps;
292 struct ci_ps requested_ps;
293
294 bool fan_ctrl_is_in_default_mode;
295 bool fan_is_controlled_by_smc;
296 u32 t_min;
297 u32 fan_ctrl_default_mode;
298 };
299
300 #define CISLANDS_VOLTAGE_CONTROL_NONE 0x0
301 #define CISLANDS_VOLTAGE_CONTROL_BY_GPIO 0x1
302 #define CISLANDS_VOLTAGE_CONTROL_BY_SVID2 0x2
303
304 #define CISLANDS_Q88_FORMAT_CONVERSION_UNIT 256
305
306 #define CISLANDS_VRC_DFLT0 0x3FFFC000
307 #define CISLANDS_VRC_DFLT1 0x000400
308 #define CISLANDS_VRC_DFLT2 0xC00080
309 #define CISLANDS_VRC_DFLT3 0xC00200
310 #define CISLANDS_VRC_DFLT4 0xC01680
311 #define CISLANDS_VRC_DFLT5 0xC00033
312 #define CISLANDS_VRC_DFLT6 0xC00033
313 #define CISLANDS_VRC_DFLT7 0x3FFFC000
314
315 #define CISLANDS_CGULVPARAMETER_DFLT 0x00040035
316 #define CISLAND_TARGETACTIVITY_DFLT 30
317 #define CISLAND_MCLK_TARGETACTIVITY_DFLT 10
318
319 #define PCIE_PERF_REQ_REMOVE_REGISTRY 0
320 #define PCIE_PERF_REQ_FORCE_LOWPOWER 1
321 #define PCIE_PERF_REQ_PECI_GEN1 2
322 #define PCIE_PERF_REQ_PECI_GEN2 3
323 #define PCIE_PERF_REQ_PECI_GEN3 4
324
325 int ci_copy_bytes_to_smc(struct radeon_device *rdev,
326 u32 smc_start_address,
327 const u8 *src, u32 byte_count, u32 limit);
328 void ci_start_smc(struct radeon_device *rdev);
329 void ci_reset_smc(struct radeon_device *rdev);
330 int ci_program_jump_on_start(struct radeon_device *rdev);
331 void ci_stop_smc_clock(struct radeon_device *rdev);
332 void ci_start_smc_clock(struct radeon_device *rdev);
333 bool ci_is_smc_running(struct radeon_device *rdev);
334 PPSMC_Result ci_wait_for_smc_inactive(struct radeon_device *rdev);
335 int ci_load_smc_ucode(struct radeon_device *rdev, u32 limit);
336 int ci_read_smc_sram_dword(struct radeon_device *rdev,
337 u32 smc_address, u32 *value, u32 limit);
338 int ci_write_smc_sram_dword(struct radeon_device *rdev,
339 u32 smc_address, u32 value, u32 limit);
340
341 #endif