1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24 #ifndef _POLARIS10_SMUMANAGER_H
25 #define _POLARIS10_SMUMANAGER_H
26
27
28 #include <pp_endian.h>
29 #include "smu74.h"
30 #include "smu74_discrete.h"
31 #include "smu7_smumgr.h"
32
33 #define SMC_RAM_END 0x40000
34
35 struct polaris10_pt_defaults {
36 uint8_t SviLoadLineEn;
37 uint8_t SviLoadLineVddC;
38 uint8_t TDC_VDDC_ThrottleReleaseLimitPerc;
39 uint8_t TDC_MAWt;
40 uint8_t TdcWaterfallCtl;
41 uint8_t DTEAmbientTempBase;
42
43 uint32_t DisplayCac;
44 uint32_t BAPM_TEMP_GRADIENT;
45 uint16_t BAPMTI_R[SMU74_DTE_ITERATIONS * SMU74_DTE_SOURCES * SMU74_DTE_SINKS];
46 uint16_t BAPMTI_RC[SMU74_DTE_ITERATIONS * SMU74_DTE_SOURCES * SMU74_DTE_SINKS];
47 };
48
49 struct polaris10_range_table {
50 uint32_t trans_lower_frequency;
51 uint32_t trans_upper_frequency;
52 };
53
54 struct polaris10_smumgr {
55 struct smu7_smumgr smu7_data;
56 uint8_t protected_mode;
57 SMU74_Discrete_DpmTable smc_state_table;
58 struct SMU74_Discrete_Ulv ulv_setting;
59 struct SMU74_Discrete_PmFuses power_tune_table;
60 struct polaris10_range_table range_table[NUM_SCLK_RANGE];
61 const struct polaris10_pt_defaults *power_tune_defaults;
62 uint32_t bif_sclk_table[SMU74_MAX_LEVELS_LINK];
63 };
64
65
66 #endif