root/drivers/gpu/drm/amd/powerplay/renoir_ppt.h

/* [<][>][^][v][top][bottom][index][help] */

INCLUDED FROM


   1 /*
   2  * Copyright 2019 Advanced Micro Devices, Inc.
   3  *
   4  * Permission is hereby granted, free of charge, to any person obtaining a
   5  * copy of this software and associated documentation files (the "Software"),
   6  * to deal in the Software without restriction, including without limitation
   7  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
   8  * and/or sell copies of the Software, and to permit persons to whom the
   9  * Software is furnished to do so, subject to the following conditions:
  10  *
  11  * The above copyright notice and this permission notice shall be included in
  12  * all copies or substantial portions of the Software.
  13  *
  14  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  15  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  16  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
  17  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  18  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  19  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  20  * OTHER DEALINGS IN THE SOFTWARE.
  21  *
  22  */
  23 #ifndef __RENOIR_PPT_H__
  24 #define __RENOIR_PPT_H__
  25 
  26 extern void renoir_set_ppt_funcs(struct smu_context *smu);
  27 
  28 /* UMD PState Renoir Msg Parameters in MHz */
  29 #define RENOIR_UMD_PSTATE_GFXCLK       700
  30 #define RENOIR_UMD_PSTATE_SOCCLK       678
  31 #define RENOIR_UMD_PSTATE_FCLK         800
  32 
  33 #define GET_DPM_CUR_FREQ(table, clk_type, dpm_level, freq)              \
  34         do {                                                            \
  35                 switch (clk_type) {                                     \
  36                 case SMU_SOCCLK:                                        \
  37                         freq = table->SocClocks[dpm_level].Freq;        \
  38                         break;                                          \
  39                 case SMU_MCLK:                                          \
  40                         freq = table->FClocks[dpm_level].Freq;  \
  41                         break;                                          \
  42                 case SMU_DCEFCLK:                                       \
  43                         freq = table->DcfClocks[dpm_level].Freq;        \
  44                         break;                                          \
  45                 case SMU_FCLK:                                          \
  46                         freq = table->FClocks[dpm_level].Freq;          \
  47                         break;                                          \
  48                 default:                                                \
  49                         break;                                          \
  50                 }                                                       \
  51         } while (0)
  52 
  53 #endif

/* [<][>][^][v][top][bottom][index][help] */