This source file includes following definitions.
- load_gpu
- etnaviv_open
- etnaviv_postclose
- etnaviv_gem_show
- etnaviv_mm_show
- etnaviv_mmu_show
- etnaviv_buffer_dump
- etnaviv_ring_show
- show_unlocked
- show_each_gpu
- etnaviv_debugfs_init
- etnaviv_ioctl_get_param
- etnaviv_ioctl_gem_new
- etnaviv_ioctl_gem_cpu_prep
- etnaviv_ioctl_gem_cpu_fini
- etnaviv_ioctl_gem_info
- etnaviv_ioctl_wait_fence
- etnaviv_ioctl_gem_userptr
- etnaviv_ioctl_gem_wait
- etnaviv_ioctl_pm_query_dom
- etnaviv_ioctl_pm_query_sig
- etnaviv_bind
- etnaviv_unbind
- compare_of
- compare_str
- etnaviv_pdev_probe
- etnaviv_pdev_remove
- etnaviv_init
- etnaviv_exit
1
2
3
4
5
6 #include <linux/component.h>
7 #include <linux/dma-mapping.h>
8 #include <linux/module.h>
9 #include <linux/of_platform.h>
10 #include <linux/uaccess.h>
11
12 #include <drm/drm_debugfs.h>
13 #include <drm/drm_drv.h>
14 #include <drm/drm_file.h>
15 #include <drm/drm_ioctl.h>
16 #include <drm/drm_of.h>
17 #include <drm/drm_prime.h>
18
19 #include "etnaviv_cmdbuf.h"
20 #include "etnaviv_drv.h"
21 #include "etnaviv_gpu.h"
22 #include "etnaviv_gem.h"
23 #include "etnaviv_mmu.h"
24 #include "etnaviv_perfmon.h"
25
26
27
28
29
30
31 static void load_gpu(struct drm_device *dev)
32 {
33 struct etnaviv_drm_private *priv = dev->dev_private;
34 unsigned int i;
35
36 for (i = 0; i < ETNA_MAX_PIPES; i++) {
37 struct etnaviv_gpu *g = priv->gpu[i];
38
39 if (g) {
40 int ret;
41
42 ret = etnaviv_gpu_init(g);
43 if (ret)
44 priv->gpu[i] = NULL;
45 }
46 }
47 }
48
49 static int etnaviv_open(struct drm_device *dev, struct drm_file *file)
50 {
51 struct etnaviv_drm_private *priv = dev->dev_private;
52 struct etnaviv_file_private *ctx;
53 int ret, i;
54
55 ctx = kzalloc(sizeof(*ctx), GFP_KERNEL);
56 if (!ctx)
57 return -ENOMEM;
58
59 ctx->mmu = etnaviv_iommu_context_init(priv->mmu_global,
60 priv->cmdbuf_suballoc);
61 if (!ctx->mmu) {
62 ret = -ENOMEM;
63 goto out_free;
64 }
65
66 for (i = 0; i < ETNA_MAX_PIPES; i++) {
67 struct etnaviv_gpu *gpu = priv->gpu[i];
68 struct drm_sched_rq *rq;
69
70 if (gpu) {
71 rq = &gpu->sched.sched_rq[DRM_SCHED_PRIORITY_NORMAL];
72 drm_sched_entity_init(&ctx->sched_entity[i],
73 &rq, 1, NULL);
74 }
75 }
76
77 file->driver_priv = ctx;
78
79 return 0;
80
81 out_free:
82 kfree(ctx);
83 return ret;
84 }
85
86 static void etnaviv_postclose(struct drm_device *dev, struct drm_file *file)
87 {
88 struct etnaviv_drm_private *priv = dev->dev_private;
89 struct etnaviv_file_private *ctx = file->driver_priv;
90 unsigned int i;
91
92 for (i = 0; i < ETNA_MAX_PIPES; i++) {
93 struct etnaviv_gpu *gpu = priv->gpu[i];
94
95 if (gpu)
96 drm_sched_entity_destroy(&ctx->sched_entity[i]);
97 }
98
99 etnaviv_iommu_context_put(ctx->mmu);
100
101 kfree(ctx);
102 }
103
104
105
106
107
108 #ifdef CONFIG_DEBUG_FS
109 static int etnaviv_gem_show(struct drm_device *dev, struct seq_file *m)
110 {
111 struct etnaviv_drm_private *priv = dev->dev_private;
112
113 etnaviv_gem_describe_objects(priv, m);
114
115 return 0;
116 }
117
118 static int etnaviv_mm_show(struct drm_device *dev, struct seq_file *m)
119 {
120 struct drm_printer p = drm_seq_file_printer(m);
121
122 read_lock(&dev->vma_offset_manager->vm_lock);
123 drm_mm_print(&dev->vma_offset_manager->vm_addr_space_mm, &p);
124 read_unlock(&dev->vma_offset_manager->vm_lock);
125
126 return 0;
127 }
128
129 static int etnaviv_mmu_show(struct etnaviv_gpu *gpu, struct seq_file *m)
130 {
131 struct drm_printer p = drm_seq_file_printer(m);
132 struct etnaviv_iommu_context *mmu_context;
133
134 seq_printf(m, "Active Objects (%s):\n", dev_name(gpu->dev));
135
136
137
138
139
140
141 mutex_lock(&gpu->lock);
142 mmu_context = gpu->mmu_context;
143 if (mmu_context)
144 etnaviv_iommu_context_get(mmu_context);
145 mutex_unlock(&gpu->lock);
146
147 if (!mmu_context)
148 return 0;
149
150 mutex_lock(&mmu_context->lock);
151 drm_mm_print(&mmu_context->mm, &p);
152 mutex_unlock(&mmu_context->lock);
153
154 etnaviv_iommu_context_put(mmu_context);
155
156 return 0;
157 }
158
159 static void etnaviv_buffer_dump(struct etnaviv_gpu *gpu, struct seq_file *m)
160 {
161 struct etnaviv_cmdbuf *buf = &gpu->buffer;
162 u32 size = buf->size;
163 u32 *ptr = buf->vaddr;
164 u32 i;
165
166 seq_printf(m, "virt %p - phys 0x%llx - free 0x%08x\n",
167 buf->vaddr, (u64)etnaviv_cmdbuf_get_pa(buf),
168 size - buf->user_size);
169
170 for (i = 0; i < size / 4; i++) {
171 if (i && !(i % 4))
172 seq_puts(m, "\n");
173 if (i % 4 == 0)
174 seq_printf(m, "\t0x%p: ", ptr + i);
175 seq_printf(m, "%08x ", *(ptr + i));
176 }
177 seq_puts(m, "\n");
178 }
179
180 static int etnaviv_ring_show(struct etnaviv_gpu *gpu, struct seq_file *m)
181 {
182 seq_printf(m, "Ring Buffer (%s): ", dev_name(gpu->dev));
183
184 mutex_lock(&gpu->lock);
185 etnaviv_buffer_dump(gpu, m);
186 mutex_unlock(&gpu->lock);
187
188 return 0;
189 }
190
191 static int show_unlocked(struct seq_file *m, void *arg)
192 {
193 struct drm_info_node *node = (struct drm_info_node *) m->private;
194 struct drm_device *dev = node->minor->dev;
195 int (*show)(struct drm_device *dev, struct seq_file *m) =
196 node->info_ent->data;
197
198 return show(dev, m);
199 }
200
201 static int show_each_gpu(struct seq_file *m, void *arg)
202 {
203 struct drm_info_node *node = (struct drm_info_node *) m->private;
204 struct drm_device *dev = node->minor->dev;
205 struct etnaviv_drm_private *priv = dev->dev_private;
206 struct etnaviv_gpu *gpu;
207 int (*show)(struct etnaviv_gpu *gpu, struct seq_file *m) =
208 node->info_ent->data;
209 unsigned int i;
210 int ret = 0;
211
212 for (i = 0; i < ETNA_MAX_PIPES; i++) {
213 gpu = priv->gpu[i];
214 if (!gpu)
215 continue;
216
217 ret = show(gpu, m);
218 if (ret < 0)
219 break;
220 }
221
222 return ret;
223 }
224
225 static struct drm_info_list etnaviv_debugfs_list[] = {
226 {"gpu", show_each_gpu, 0, etnaviv_gpu_debugfs},
227 {"gem", show_unlocked, 0, etnaviv_gem_show},
228 { "mm", show_unlocked, 0, etnaviv_mm_show },
229 {"mmu", show_each_gpu, 0, etnaviv_mmu_show},
230 {"ring", show_each_gpu, 0, etnaviv_ring_show},
231 };
232
233 static int etnaviv_debugfs_init(struct drm_minor *minor)
234 {
235 struct drm_device *dev = minor->dev;
236 int ret;
237
238 ret = drm_debugfs_create_files(etnaviv_debugfs_list,
239 ARRAY_SIZE(etnaviv_debugfs_list),
240 minor->debugfs_root, minor);
241
242 if (ret) {
243 dev_err(dev->dev, "could not install etnaviv_debugfs_list\n");
244 return ret;
245 }
246
247 return ret;
248 }
249 #endif
250
251
252
253
254
255 static int etnaviv_ioctl_get_param(struct drm_device *dev, void *data,
256 struct drm_file *file)
257 {
258 struct etnaviv_drm_private *priv = dev->dev_private;
259 struct drm_etnaviv_param *args = data;
260 struct etnaviv_gpu *gpu;
261
262 if (args->pipe >= ETNA_MAX_PIPES)
263 return -EINVAL;
264
265 gpu = priv->gpu[args->pipe];
266 if (!gpu)
267 return -ENXIO;
268
269 return etnaviv_gpu_get_param(gpu, args->param, &args->value);
270 }
271
272 static int etnaviv_ioctl_gem_new(struct drm_device *dev, void *data,
273 struct drm_file *file)
274 {
275 struct drm_etnaviv_gem_new *args = data;
276
277 if (args->flags & ~(ETNA_BO_CACHED | ETNA_BO_WC | ETNA_BO_UNCACHED |
278 ETNA_BO_FORCE_MMU))
279 return -EINVAL;
280
281 return etnaviv_gem_new_handle(dev, file, args->size,
282 args->flags, &args->handle);
283 }
284
285 #define TS(t) ((struct timespec){ \
286 .tv_sec = (t).tv_sec, \
287 .tv_nsec = (t).tv_nsec \
288 })
289
290 static int etnaviv_ioctl_gem_cpu_prep(struct drm_device *dev, void *data,
291 struct drm_file *file)
292 {
293 struct drm_etnaviv_gem_cpu_prep *args = data;
294 struct drm_gem_object *obj;
295 int ret;
296
297 if (args->op & ~(ETNA_PREP_READ | ETNA_PREP_WRITE | ETNA_PREP_NOSYNC))
298 return -EINVAL;
299
300 obj = drm_gem_object_lookup(file, args->handle);
301 if (!obj)
302 return -ENOENT;
303
304 ret = etnaviv_gem_cpu_prep(obj, args->op, &TS(args->timeout));
305
306 drm_gem_object_put_unlocked(obj);
307
308 return ret;
309 }
310
311 static int etnaviv_ioctl_gem_cpu_fini(struct drm_device *dev, void *data,
312 struct drm_file *file)
313 {
314 struct drm_etnaviv_gem_cpu_fini *args = data;
315 struct drm_gem_object *obj;
316 int ret;
317
318 if (args->flags)
319 return -EINVAL;
320
321 obj = drm_gem_object_lookup(file, args->handle);
322 if (!obj)
323 return -ENOENT;
324
325 ret = etnaviv_gem_cpu_fini(obj);
326
327 drm_gem_object_put_unlocked(obj);
328
329 return ret;
330 }
331
332 static int etnaviv_ioctl_gem_info(struct drm_device *dev, void *data,
333 struct drm_file *file)
334 {
335 struct drm_etnaviv_gem_info *args = data;
336 struct drm_gem_object *obj;
337 int ret;
338
339 if (args->pad)
340 return -EINVAL;
341
342 obj = drm_gem_object_lookup(file, args->handle);
343 if (!obj)
344 return -ENOENT;
345
346 ret = etnaviv_gem_mmap_offset(obj, &args->offset);
347 drm_gem_object_put_unlocked(obj);
348
349 return ret;
350 }
351
352 static int etnaviv_ioctl_wait_fence(struct drm_device *dev, void *data,
353 struct drm_file *file)
354 {
355 struct drm_etnaviv_wait_fence *args = data;
356 struct etnaviv_drm_private *priv = dev->dev_private;
357 struct timespec *timeout = &TS(args->timeout);
358 struct etnaviv_gpu *gpu;
359
360 if (args->flags & ~(ETNA_WAIT_NONBLOCK))
361 return -EINVAL;
362
363 if (args->pipe >= ETNA_MAX_PIPES)
364 return -EINVAL;
365
366 gpu = priv->gpu[args->pipe];
367 if (!gpu)
368 return -ENXIO;
369
370 if (args->flags & ETNA_WAIT_NONBLOCK)
371 timeout = NULL;
372
373 return etnaviv_gpu_wait_fence_interruptible(gpu, args->fence,
374 timeout);
375 }
376
377 static int etnaviv_ioctl_gem_userptr(struct drm_device *dev, void *data,
378 struct drm_file *file)
379 {
380 struct drm_etnaviv_gem_userptr *args = data;
381
382 if (args->flags & ~(ETNA_USERPTR_READ|ETNA_USERPTR_WRITE) ||
383 args->flags == 0)
384 return -EINVAL;
385
386 if (offset_in_page(args->user_ptr | args->user_size) ||
387 (uintptr_t)args->user_ptr != args->user_ptr ||
388 (u32)args->user_size != args->user_size ||
389 args->user_ptr & ~PAGE_MASK)
390 return -EINVAL;
391
392 if (!access_ok((void __user *)(unsigned long)args->user_ptr,
393 args->user_size))
394 return -EFAULT;
395
396 return etnaviv_gem_new_userptr(dev, file, args->user_ptr,
397 args->user_size, args->flags,
398 &args->handle);
399 }
400
401 static int etnaviv_ioctl_gem_wait(struct drm_device *dev, void *data,
402 struct drm_file *file)
403 {
404 struct etnaviv_drm_private *priv = dev->dev_private;
405 struct drm_etnaviv_gem_wait *args = data;
406 struct timespec *timeout = &TS(args->timeout);
407 struct drm_gem_object *obj;
408 struct etnaviv_gpu *gpu;
409 int ret;
410
411 if (args->flags & ~(ETNA_WAIT_NONBLOCK))
412 return -EINVAL;
413
414 if (args->pipe >= ETNA_MAX_PIPES)
415 return -EINVAL;
416
417 gpu = priv->gpu[args->pipe];
418 if (!gpu)
419 return -ENXIO;
420
421 obj = drm_gem_object_lookup(file, args->handle);
422 if (!obj)
423 return -ENOENT;
424
425 if (args->flags & ETNA_WAIT_NONBLOCK)
426 timeout = NULL;
427
428 ret = etnaviv_gem_wait_bo(gpu, obj, timeout);
429
430 drm_gem_object_put_unlocked(obj);
431
432 return ret;
433 }
434
435 static int etnaviv_ioctl_pm_query_dom(struct drm_device *dev, void *data,
436 struct drm_file *file)
437 {
438 struct etnaviv_drm_private *priv = dev->dev_private;
439 struct drm_etnaviv_pm_domain *args = data;
440 struct etnaviv_gpu *gpu;
441
442 if (args->pipe >= ETNA_MAX_PIPES)
443 return -EINVAL;
444
445 gpu = priv->gpu[args->pipe];
446 if (!gpu)
447 return -ENXIO;
448
449 return etnaviv_pm_query_dom(gpu, args);
450 }
451
452 static int etnaviv_ioctl_pm_query_sig(struct drm_device *dev, void *data,
453 struct drm_file *file)
454 {
455 struct etnaviv_drm_private *priv = dev->dev_private;
456 struct drm_etnaviv_pm_signal *args = data;
457 struct etnaviv_gpu *gpu;
458
459 if (args->pipe >= ETNA_MAX_PIPES)
460 return -EINVAL;
461
462 gpu = priv->gpu[args->pipe];
463 if (!gpu)
464 return -ENXIO;
465
466 return etnaviv_pm_query_sig(gpu, args);
467 }
468
469 static const struct drm_ioctl_desc etnaviv_ioctls[] = {
470 #define ETNA_IOCTL(n, func, flags) \
471 DRM_IOCTL_DEF_DRV(ETNAVIV_##n, etnaviv_ioctl_##func, flags)
472 ETNA_IOCTL(GET_PARAM, get_param, DRM_RENDER_ALLOW),
473 ETNA_IOCTL(GEM_NEW, gem_new, DRM_RENDER_ALLOW),
474 ETNA_IOCTL(GEM_INFO, gem_info, DRM_RENDER_ALLOW),
475 ETNA_IOCTL(GEM_CPU_PREP, gem_cpu_prep, DRM_RENDER_ALLOW),
476 ETNA_IOCTL(GEM_CPU_FINI, gem_cpu_fini, DRM_RENDER_ALLOW),
477 ETNA_IOCTL(GEM_SUBMIT, gem_submit, DRM_RENDER_ALLOW),
478 ETNA_IOCTL(WAIT_FENCE, wait_fence, DRM_RENDER_ALLOW),
479 ETNA_IOCTL(GEM_USERPTR, gem_userptr, DRM_RENDER_ALLOW),
480 ETNA_IOCTL(GEM_WAIT, gem_wait, DRM_RENDER_ALLOW),
481 ETNA_IOCTL(PM_QUERY_DOM, pm_query_dom, DRM_RENDER_ALLOW),
482 ETNA_IOCTL(PM_QUERY_SIG, pm_query_sig, DRM_RENDER_ALLOW),
483 };
484
485 static const struct vm_operations_struct vm_ops = {
486 .fault = etnaviv_gem_fault,
487 .open = drm_gem_vm_open,
488 .close = drm_gem_vm_close,
489 };
490
491 static const struct file_operations fops = {
492 .owner = THIS_MODULE,
493 .open = drm_open,
494 .release = drm_release,
495 .unlocked_ioctl = drm_ioctl,
496 .compat_ioctl = drm_compat_ioctl,
497 .poll = drm_poll,
498 .read = drm_read,
499 .llseek = no_llseek,
500 .mmap = etnaviv_gem_mmap,
501 };
502
503 static struct drm_driver etnaviv_drm_driver = {
504 .driver_features = DRIVER_GEM | DRIVER_RENDER,
505 .open = etnaviv_open,
506 .postclose = etnaviv_postclose,
507 .gem_free_object_unlocked = etnaviv_gem_free_object,
508 .gem_vm_ops = &vm_ops,
509 .prime_handle_to_fd = drm_gem_prime_handle_to_fd,
510 .prime_fd_to_handle = drm_gem_prime_fd_to_handle,
511 .gem_prime_pin = etnaviv_gem_prime_pin,
512 .gem_prime_unpin = etnaviv_gem_prime_unpin,
513 .gem_prime_get_sg_table = etnaviv_gem_prime_get_sg_table,
514 .gem_prime_import_sg_table = etnaviv_gem_prime_import_sg_table,
515 .gem_prime_vmap = etnaviv_gem_prime_vmap,
516 .gem_prime_vunmap = etnaviv_gem_prime_vunmap,
517 .gem_prime_mmap = etnaviv_gem_prime_mmap,
518 #ifdef CONFIG_DEBUG_FS
519 .debugfs_init = etnaviv_debugfs_init,
520 #endif
521 .ioctls = etnaviv_ioctls,
522 .num_ioctls = DRM_ETNAVIV_NUM_IOCTLS,
523 .fops = &fops,
524 .name = "etnaviv",
525 .desc = "etnaviv DRM",
526 .date = "20151214",
527 .major = 1,
528 .minor = 3,
529 };
530
531
532
533
534 static int etnaviv_bind(struct device *dev)
535 {
536 struct etnaviv_drm_private *priv;
537 struct drm_device *drm;
538 int ret;
539
540 drm = drm_dev_alloc(&etnaviv_drm_driver, dev);
541 if (IS_ERR(drm))
542 return PTR_ERR(drm);
543
544 priv = kzalloc(sizeof(*priv), GFP_KERNEL);
545 if (!priv) {
546 dev_err(dev, "failed to allocate private data\n");
547 ret = -ENOMEM;
548 goto out_put;
549 }
550 drm->dev_private = priv;
551
552 dev->dma_parms = &priv->dma_parms;
553 dma_set_max_seg_size(dev, SZ_2G);
554
555 mutex_init(&priv->gem_lock);
556 INIT_LIST_HEAD(&priv->gem_list);
557 priv->num_gpus = 0;
558
559 priv->cmdbuf_suballoc = etnaviv_cmdbuf_suballoc_new(drm->dev);
560 if (IS_ERR(priv->cmdbuf_suballoc)) {
561 dev_err(drm->dev, "Failed to create cmdbuf suballocator\n");
562 ret = PTR_ERR(priv->cmdbuf_suballoc);
563 goto out_free_priv;
564 }
565
566 dev_set_drvdata(dev, drm);
567
568 ret = component_bind_all(dev, drm);
569 if (ret < 0)
570 goto out_destroy_suballoc;
571
572 load_gpu(drm);
573
574 ret = drm_dev_register(drm, 0);
575 if (ret)
576 goto out_unbind;
577
578 return 0;
579
580 out_unbind:
581 component_unbind_all(dev, drm);
582 out_destroy_suballoc:
583 etnaviv_cmdbuf_suballoc_destroy(priv->cmdbuf_suballoc);
584 out_free_priv:
585 kfree(priv);
586 out_put:
587 drm_dev_put(drm);
588
589 return ret;
590 }
591
592 static void etnaviv_unbind(struct device *dev)
593 {
594 struct drm_device *drm = dev_get_drvdata(dev);
595 struct etnaviv_drm_private *priv = drm->dev_private;
596
597 drm_dev_unregister(drm);
598
599 component_unbind_all(dev, drm);
600
601 dev->dma_parms = NULL;
602
603 etnaviv_cmdbuf_suballoc_destroy(priv->cmdbuf_suballoc);
604
605 drm->dev_private = NULL;
606 kfree(priv);
607
608 drm_dev_put(drm);
609 }
610
611 static const struct component_master_ops etnaviv_master_ops = {
612 .bind = etnaviv_bind,
613 .unbind = etnaviv_unbind,
614 };
615
616 static int compare_of(struct device *dev, void *data)
617 {
618 struct device_node *np = data;
619
620 return dev->of_node == np;
621 }
622
623 static int compare_str(struct device *dev, void *data)
624 {
625 return !strcmp(dev_name(dev), data);
626 }
627
628 static int etnaviv_pdev_probe(struct platform_device *pdev)
629 {
630 struct device *dev = &pdev->dev;
631 struct component_match *match = NULL;
632
633 if (!dev->platform_data) {
634 struct device_node *core_node;
635
636 for_each_compatible_node(core_node, NULL, "vivante,gc") {
637 if (!of_device_is_available(core_node))
638 continue;
639
640 drm_of_component_match_add(&pdev->dev, &match,
641 compare_of, core_node);
642 }
643 } else {
644 char **names = dev->platform_data;
645 unsigned i;
646
647 for (i = 0; names[i]; i++)
648 component_match_add(dev, &match, compare_str, names[i]);
649 }
650
651 return component_master_add_with_match(dev, &etnaviv_master_ops, match);
652 }
653
654 static int etnaviv_pdev_remove(struct platform_device *pdev)
655 {
656 component_master_del(&pdev->dev, &etnaviv_master_ops);
657
658 return 0;
659 }
660
661 static struct platform_driver etnaviv_platform_driver = {
662 .probe = etnaviv_pdev_probe,
663 .remove = etnaviv_pdev_remove,
664 .driver = {
665 .name = "etnaviv",
666 },
667 };
668
669 static struct platform_device *etnaviv_drm;
670
671 static int __init etnaviv_init(void)
672 {
673 struct platform_device *pdev;
674 int ret;
675 struct device_node *np;
676
677 etnaviv_validate_init();
678
679 ret = platform_driver_register(&etnaviv_gpu_driver);
680 if (ret != 0)
681 return ret;
682
683 ret = platform_driver_register(&etnaviv_platform_driver);
684 if (ret != 0)
685 goto unregister_gpu_driver;
686
687
688
689
690
691 for_each_compatible_node(np, NULL, "vivante,gc") {
692 if (!of_device_is_available(np))
693 continue;
694
695 pdev = platform_device_alloc("etnaviv", -1);
696 if (!pdev) {
697 ret = -ENOMEM;
698 of_node_put(np);
699 goto unregister_platform_driver;
700 }
701 pdev->dev.coherent_dma_mask = DMA_BIT_MASK(40);
702 pdev->dev.dma_mask = &pdev->dev.coherent_dma_mask;
703
704
705
706
707
708
709 of_dma_configure(&pdev->dev, np, true);
710
711 ret = platform_device_add(pdev);
712 if (ret) {
713 platform_device_put(pdev);
714 of_node_put(np);
715 goto unregister_platform_driver;
716 }
717
718 etnaviv_drm = pdev;
719 of_node_put(np);
720 break;
721 }
722
723 return 0;
724
725 unregister_platform_driver:
726 platform_driver_unregister(&etnaviv_platform_driver);
727 unregister_gpu_driver:
728 platform_driver_unregister(&etnaviv_gpu_driver);
729 return ret;
730 }
731 module_init(etnaviv_init);
732
733 static void __exit etnaviv_exit(void)
734 {
735 platform_device_unregister(etnaviv_drm);
736 platform_driver_unregister(&etnaviv_platform_driver);
737 platform_driver_unregister(&etnaviv_gpu_driver);
738 }
739 module_exit(etnaviv_exit);
740
741 MODULE_AUTHOR("Christian Gmeiner <christian.gmeiner@gmail.com>");
742 MODULE_AUTHOR("Russell King <rmk+kernel@arm.linux.org.uk>");
743 MODULE_AUTHOR("Lucas Stach <l.stach@pengutronix.de>");
744 MODULE_DESCRIPTION("etnaviv DRM Driver");
745 MODULE_LICENSE("GPL v2");
746 MODULE_ALIAS("platform:etnaviv");