This source file includes following definitions.
- nvc0_fence_emit32
- nvc0_fence_sync32
- nvc0_fence_context_new
- nvc0_fence_create
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25 #include "nouveau_drv.h"
26 #include "nouveau_dma.h"
27 #include "nouveau_fence.h"
28
29 #include "nv50_display.h"
30
31 static int
32 nvc0_fence_emit32(struct nouveau_channel *chan, u64 virtual, u32 sequence)
33 {
34 int ret = RING_SPACE(chan, 6);
35 if (ret == 0) {
36 BEGIN_NVC0(chan, 0, NV84_SUBCHAN_SEMAPHORE_ADDRESS_HIGH, 5);
37 OUT_RING (chan, upper_32_bits(virtual));
38 OUT_RING (chan, lower_32_bits(virtual));
39 OUT_RING (chan, sequence);
40 OUT_RING (chan, NV84_SUBCHAN_SEMAPHORE_TRIGGER_WRITE_LONG);
41 OUT_RING (chan, 0x00000000);
42 FIRE_RING (chan);
43 }
44 return ret;
45 }
46
47 static int
48 nvc0_fence_sync32(struct nouveau_channel *chan, u64 virtual, u32 sequence)
49 {
50 int ret = RING_SPACE(chan, 5);
51 if (ret == 0) {
52 BEGIN_NVC0(chan, 0, NV84_SUBCHAN_SEMAPHORE_ADDRESS_HIGH, 4);
53 OUT_RING (chan, upper_32_bits(virtual));
54 OUT_RING (chan, lower_32_bits(virtual));
55 OUT_RING (chan, sequence);
56 OUT_RING (chan, NV84_SUBCHAN_SEMAPHORE_TRIGGER_ACQUIRE_GEQUAL |
57 NVC0_SUBCHAN_SEMAPHORE_TRIGGER_YIELD);
58 FIRE_RING (chan);
59 }
60 return ret;
61 }
62
63 static int
64 nvc0_fence_context_new(struct nouveau_channel *chan)
65 {
66 int ret = nv84_fence_context_new(chan);
67 if (ret == 0) {
68 struct nv84_fence_chan *fctx = chan->fence;
69 fctx->base.emit32 = nvc0_fence_emit32;
70 fctx->base.sync32 = nvc0_fence_sync32;
71 }
72 return ret;
73 }
74
75 int
76 nvc0_fence_create(struct nouveau_drm *drm)
77 {
78 int ret = nv84_fence_create(drm);
79 if (ret == 0) {
80 struct nv84_fence_priv *priv = drm->fence;
81 priv->base.context_new = nvc0_fence_context_new;
82 }
83 return ret;
84 }