This source file includes following definitions.
- g98_mc_new
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24 #include "priv.h"
25
26 static const struct nvkm_mc_map
27 g98_mc_reset[] = {
28 { 0x04008000, NVKM_ENGINE_MSVLD },
29 { 0x02004000, NVKM_ENGINE_SEC },
30 { 0x01020000, NVKM_ENGINE_MSPDEC },
31 { 0x00400002, NVKM_ENGINE_MSPPP },
32 { 0x00201000, NVKM_ENGINE_GR },
33 { 0x00000100, NVKM_ENGINE_FIFO },
34 {}
35 };
36
37 static const struct nvkm_mc_map
38 g98_mc_intr[] = {
39 { 0x04000000, NVKM_ENGINE_DISP },
40 { 0x00020000, NVKM_ENGINE_MSPDEC },
41 { 0x00008000, NVKM_ENGINE_MSVLD },
42 { 0x00004000, NVKM_ENGINE_SEC },
43 { 0x00001000, NVKM_ENGINE_GR },
44 { 0x00000100, NVKM_ENGINE_FIFO },
45 { 0x00000001, NVKM_ENGINE_MSPPP },
46 { 0x0002d101, NVKM_SUBDEV_FB },
47 { 0x10000000, NVKM_SUBDEV_BUS },
48 { 0x00200000, NVKM_SUBDEV_GPIO },
49 { 0x00200000, NVKM_SUBDEV_I2C },
50 { 0x00100000, NVKM_SUBDEV_TIMER },
51 {},
52 };
53
54 static const struct nvkm_mc_func
55 g98_mc = {
56 .init = nv50_mc_init,
57 .intr = g98_mc_intr,
58 .intr_unarm = nv04_mc_intr_unarm,
59 .intr_rearm = nv04_mc_intr_rearm,
60 .intr_stat = nv04_mc_intr_stat,
61 .reset = g98_mc_reset,
62 };
63
64 int
65 g98_mc_new(struct nvkm_device *device, int index, struct nvkm_mc **pmc)
66 {
67 return nvkm_mc_new_(&g98_mc, device, index, pmc);
68 }