root/drivers/gpu/drm/nouveau/nvkm/subdev/mc/nv44.c

/* [<][>][^][v][top][bottom][index][help] */

DEFINITIONS

This source file includes following definitions.
  1. nv44_mc_init
  2. nv44_mc_new

   1 /*
   2  * Copyright 2012 Red Hat Inc.
   3  *
   4  * Permission is hereby granted, free of charge, to any person obtaining a
   5  * copy of this software and associated documentation files (the "Software"),
   6  * to deal in the Software without restriction, including without limitation
   7  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
   8  * and/or sell copies of the Software, and to permit persons to whom the
   9  * Software is furnished to do so, subject to the following conditions:
  10  *
  11  * The above copyright notice and this permission notice shall be included in
  12  * all copies or substantial portions of the Software.
  13  *
  14  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  15  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  16  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
  17  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  18  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  19  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  20  * OTHER DEALINGS IN THE SOFTWARE.
  21  *
  22  * Authors: Ben Skeggs
  23  */
  24 #include "priv.h"
  25 
  26 void
  27 nv44_mc_init(struct nvkm_mc *mc)
  28 {
  29         struct nvkm_device *device = mc->subdev.device;
  30         u32 tmp = nvkm_rd32(device, 0x10020c);
  31 
  32         nvkm_wr32(device, 0x000200, 0xffffffff); /* everything enabled */
  33 
  34         nvkm_wr32(device, 0x001700, tmp);
  35         nvkm_wr32(device, 0x001704, 0);
  36         nvkm_wr32(device, 0x001708, 0);
  37         nvkm_wr32(device, 0x00170c, tmp);
  38 }
  39 
  40 static const struct nvkm_mc_func
  41 nv44_mc = {
  42         .init = nv44_mc_init,
  43         .intr = nv17_mc_intr,
  44         .intr_unarm = nv04_mc_intr_unarm,
  45         .intr_rearm = nv04_mc_intr_rearm,
  46         .intr_stat = nv04_mc_intr_stat,
  47         .reset = nv17_mc_reset,
  48 };
  49 
  50 int
  51 nv44_mc_new(struct nvkm_device *device, int index, struct nvkm_mc **pmc)
  52 {
  53         return nvkm_mc_new_(&nv44_mc, device, index, pmc);
  54 }

/* [<][>][^][v][top][bottom][index][help] */