This source file includes following definitions.
- omap5xxx_dt_clk_init
1
2
3
4
5
6
7
8
9
10 #include <linux/kernel.h>
11 #include <linux/list.h>
12 #include <linux/clk.h>
13 #include <linux/clkdev.h>
14 #include <linux/io.h>
15 #include <linux/clk/ti.h>
16 #include <dt-bindings/clock/omap5.h>
17
18 #include "clock.h"
19
20 #define OMAP5_DPLL_ABE_DEFFREQ 98304000
21
22
23
24
25
26 #define OMAP5_DPLL_USB_DEFFREQ 960000000
27
28 static const struct omap_clkctrl_reg_data omap5_mpu_clkctrl_regs[] __initconst = {
29 { OMAP5_MPU_CLKCTRL, NULL, 0, "dpll_mpu_m2_ck" },
30 { 0 },
31 };
32
33 static const struct omap_clkctrl_reg_data omap5_dsp_clkctrl_regs[] __initconst = {
34 { OMAP5_MMU_DSP_CLKCTRL, NULL, CLKF_HW_SUP, "dpll_iva_h11x2_ck" },
35 { 0 },
36 };
37
38 static const char * const omap5_dmic_gfclk_parents[] __initconst = {
39 "abe_cm:clk:0018:26",
40 "pad_clks_ck",
41 "slimbus_clk",
42 NULL,
43 };
44
45 static const char * const omap5_dmic_sync_mux_ck_parents[] __initconst = {
46 "abe_24m_fclk",
47 "dss_syc_gfclk_div",
48 "func_24m_clk",
49 NULL,
50 };
51
52 static const struct omap_clkctrl_bit_data omap5_dmic_bit_data[] __initconst = {
53 { 24, TI_CLK_MUX, omap5_dmic_gfclk_parents, NULL },
54 { 26, TI_CLK_MUX, omap5_dmic_sync_mux_ck_parents, NULL },
55 { 0 },
56 };
57
58 static const char * const omap5_mcbsp1_gfclk_parents[] __initconst = {
59 "abe_cm:clk:0028:26",
60 "pad_clks_ck",
61 "slimbus_clk",
62 NULL,
63 };
64
65 static const struct omap_clkctrl_bit_data omap5_mcbsp1_bit_data[] __initconst = {
66 { 24, TI_CLK_MUX, omap5_mcbsp1_gfclk_parents, NULL },
67 { 26, TI_CLK_MUX, omap5_dmic_sync_mux_ck_parents, NULL },
68 { 0 },
69 };
70
71 static const char * const omap5_mcbsp2_gfclk_parents[] __initconst = {
72 "abe_cm:clk:0030:26",
73 "pad_clks_ck",
74 "slimbus_clk",
75 NULL,
76 };
77
78 static const struct omap_clkctrl_bit_data omap5_mcbsp2_bit_data[] __initconst = {
79 { 24, TI_CLK_MUX, omap5_mcbsp2_gfclk_parents, NULL },
80 { 26, TI_CLK_MUX, omap5_dmic_sync_mux_ck_parents, NULL },
81 { 0 },
82 };
83
84 static const char * const omap5_mcbsp3_gfclk_parents[] __initconst = {
85 "abe_cm:clk:0038:26",
86 "pad_clks_ck",
87 "slimbus_clk",
88 NULL,
89 };
90
91 static const struct omap_clkctrl_bit_data omap5_mcbsp3_bit_data[] __initconst = {
92 { 24, TI_CLK_MUX, omap5_mcbsp3_gfclk_parents, NULL },
93 { 26, TI_CLK_MUX, omap5_dmic_sync_mux_ck_parents, NULL },
94 { 0 },
95 };
96
97 static const char * const omap5_timer5_gfclk_mux_parents[] __initconst = {
98 "dss_syc_gfclk_div",
99 "sys_32k_ck",
100 NULL,
101 };
102
103 static const struct omap_clkctrl_bit_data omap5_timer5_bit_data[] __initconst = {
104 { 24, TI_CLK_MUX, omap5_timer5_gfclk_mux_parents, NULL },
105 { 0 },
106 };
107
108 static const struct omap_clkctrl_bit_data omap5_timer6_bit_data[] __initconst = {
109 { 24, TI_CLK_MUX, omap5_timer5_gfclk_mux_parents, NULL },
110 { 0 },
111 };
112
113 static const struct omap_clkctrl_bit_data omap5_timer7_bit_data[] __initconst = {
114 { 24, TI_CLK_MUX, omap5_timer5_gfclk_mux_parents, NULL },
115 { 0 },
116 };
117
118 static const struct omap_clkctrl_bit_data omap5_timer8_bit_data[] __initconst = {
119 { 24, TI_CLK_MUX, omap5_timer5_gfclk_mux_parents, NULL },
120 { 0 },
121 };
122
123 static const struct omap_clkctrl_reg_data omap5_abe_clkctrl_regs[] __initconst = {
124 { OMAP5_L4_ABE_CLKCTRL, NULL, 0, "abe_iclk" },
125 { OMAP5_MCPDM_CLKCTRL, NULL, CLKF_SW_SUP, "pad_clks_ck" },
126 { OMAP5_DMIC_CLKCTRL, omap5_dmic_bit_data, CLKF_SW_SUP, "abe_cm:clk:0018:24" },
127 { OMAP5_MCBSP1_CLKCTRL, omap5_mcbsp1_bit_data, CLKF_SW_SUP, "abe_cm:clk:0028:24" },
128 { OMAP5_MCBSP2_CLKCTRL, omap5_mcbsp2_bit_data, CLKF_SW_SUP, "abe_cm:clk:0030:24" },
129 { OMAP5_MCBSP3_CLKCTRL, omap5_mcbsp3_bit_data, CLKF_SW_SUP, "abe_cm:clk:0038:24" },
130 { OMAP5_TIMER5_CLKCTRL, omap5_timer5_bit_data, CLKF_SW_SUP, "abe_cm:clk:0048:24" },
131 { OMAP5_TIMER6_CLKCTRL, omap5_timer6_bit_data, CLKF_SW_SUP, "abe_cm:clk:0050:24" },
132 { OMAP5_TIMER7_CLKCTRL, omap5_timer7_bit_data, CLKF_SW_SUP, "abe_cm:clk:0058:24" },
133 { OMAP5_TIMER8_CLKCTRL, omap5_timer8_bit_data, CLKF_SW_SUP, "abe_cm:clk:0060:24" },
134 { 0 },
135 };
136
137 static const struct omap_clkctrl_reg_data omap5_l3main1_clkctrl_regs[] __initconst = {
138 { OMAP5_L3_MAIN_1_CLKCTRL, NULL, 0, "l3_iclk_div" },
139 { 0 },
140 };
141
142 static const struct omap_clkctrl_reg_data omap5_l3main2_clkctrl_regs[] __initconst = {
143 { OMAP5_L3_MAIN_2_CLKCTRL, NULL, 0, "l3_iclk_div" },
144 { 0 },
145 };
146
147 static const struct omap_clkctrl_reg_data omap5_ipu_clkctrl_regs[] __initconst = {
148 { OMAP5_MMU_IPU_CLKCTRL, NULL, CLKF_HW_SUP, "dpll_core_h22x2_ck" },
149 { 0 },
150 };
151
152 static const struct omap_clkctrl_reg_data omap5_dma_clkctrl_regs[] __initconst = {
153 { OMAP5_DMA_SYSTEM_CLKCTRL, NULL, 0, "l3_iclk_div" },
154 { 0 },
155 };
156
157 static const struct omap_clkctrl_reg_data omap5_emif_clkctrl_regs[] __initconst = {
158 { OMAP5_DMM_CLKCTRL, NULL, 0, "l3_iclk_div" },
159 { OMAP5_EMIF1_CLKCTRL, NULL, CLKF_HW_SUP, "dpll_core_h11x2_ck" },
160 { OMAP5_EMIF2_CLKCTRL, NULL, CLKF_HW_SUP, "dpll_core_h11x2_ck" },
161 { 0 },
162 };
163
164 static const struct omap_clkctrl_reg_data omap5_l4cfg_clkctrl_regs[] __initconst = {
165 { OMAP5_L4_CFG_CLKCTRL, NULL, 0, "l4_root_clk_div" },
166 { OMAP5_SPINLOCK_CLKCTRL, NULL, 0, "l4_root_clk_div" },
167 { OMAP5_MAILBOX_CLKCTRL, NULL, 0, "l4_root_clk_div" },
168 { 0 },
169 };
170
171 static const struct omap_clkctrl_reg_data omap5_l3instr_clkctrl_regs[] __initconst = {
172 { OMAP5_L3_MAIN_3_CLKCTRL, NULL, CLKF_HW_SUP, "l3_iclk_div" },
173 { OMAP5_L3_INSTR_CLKCTRL, NULL, CLKF_HW_SUP, "l3_iclk_div" },
174 { 0 },
175 };
176
177 static const char * const omap5_timer10_gfclk_mux_parents[] __initconst = {
178 "sys_clkin",
179 "sys_32k_ck",
180 NULL,
181 };
182
183 static const struct omap_clkctrl_bit_data omap5_timer10_bit_data[] __initconst = {
184 { 24, TI_CLK_MUX, omap5_timer10_gfclk_mux_parents, NULL },
185 { 0 },
186 };
187
188 static const struct omap_clkctrl_bit_data omap5_timer11_bit_data[] __initconst = {
189 { 24, TI_CLK_MUX, omap5_timer10_gfclk_mux_parents, NULL },
190 { 0 },
191 };
192
193 static const struct omap_clkctrl_bit_data omap5_timer2_bit_data[] __initconst = {
194 { 24, TI_CLK_MUX, omap5_timer10_gfclk_mux_parents, NULL },
195 { 0 },
196 };
197
198 static const struct omap_clkctrl_bit_data omap5_timer3_bit_data[] __initconst = {
199 { 24, TI_CLK_MUX, omap5_timer10_gfclk_mux_parents, NULL },
200 { 0 },
201 };
202
203 static const struct omap_clkctrl_bit_data omap5_timer4_bit_data[] __initconst = {
204 { 24, TI_CLK_MUX, omap5_timer10_gfclk_mux_parents, NULL },
205 { 0 },
206 };
207
208 static const struct omap_clkctrl_bit_data omap5_timer9_bit_data[] __initconst = {
209 { 24, TI_CLK_MUX, omap5_timer10_gfclk_mux_parents, NULL },
210 { 0 },
211 };
212
213 static const char * const omap5_gpio2_dbclk_parents[] __initconst = {
214 "sys_32k_ck",
215 NULL,
216 };
217
218 static const struct omap_clkctrl_bit_data omap5_gpio2_bit_data[] __initconst = {
219 { 8, TI_CLK_GATE, omap5_gpio2_dbclk_parents, NULL },
220 { 0 },
221 };
222
223 static const struct omap_clkctrl_bit_data omap5_gpio3_bit_data[] __initconst = {
224 { 8, TI_CLK_GATE, omap5_gpio2_dbclk_parents, NULL },
225 { 0 },
226 };
227
228 static const struct omap_clkctrl_bit_data omap5_gpio4_bit_data[] __initconst = {
229 { 8, TI_CLK_GATE, omap5_gpio2_dbclk_parents, NULL },
230 { 0 },
231 };
232
233 static const struct omap_clkctrl_bit_data omap5_gpio5_bit_data[] __initconst = {
234 { 8, TI_CLK_GATE, omap5_gpio2_dbclk_parents, NULL },
235 { 0 },
236 };
237
238 static const struct omap_clkctrl_bit_data omap5_gpio6_bit_data[] __initconst = {
239 { 8, TI_CLK_GATE, omap5_gpio2_dbclk_parents, NULL },
240 { 0 },
241 };
242
243 static const struct omap_clkctrl_bit_data omap5_gpio7_bit_data[] __initconst = {
244 { 8, TI_CLK_GATE, omap5_gpio2_dbclk_parents, NULL },
245 { 0 },
246 };
247
248 static const struct omap_clkctrl_bit_data omap5_gpio8_bit_data[] __initconst = {
249 { 8, TI_CLK_GATE, omap5_gpio2_dbclk_parents, NULL },
250 { 0 },
251 };
252
253 static const struct omap_clkctrl_reg_data omap5_l4per_clkctrl_regs[] __initconst = {
254 { OMAP5_TIMER10_CLKCTRL, omap5_timer10_bit_data, CLKF_SW_SUP, "l4per_cm:clk:0008:24" },
255 { OMAP5_TIMER11_CLKCTRL, omap5_timer11_bit_data, CLKF_SW_SUP, "l4per_cm:clk:0010:24" },
256 { OMAP5_TIMER2_CLKCTRL, omap5_timer2_bit_data, CLKF_SW_SUP, "l4per_cm:clk:0018:24" },
257 { OMAP5_TIMER3_CLKCTRL, omap5_timer3_bit_data, CLKF_SW_SUP, "l4per_cm:clk:0020:24" },
258 { OMAP5_TIMER4_CLKCTRL, omap5_timer4_bit_data, CLKF_SW_SUP, "l4per_cm:clk:0028:24" },
259 { OMAP5_TIMER9_CLKCTRL, omap5_timer9_bit_data, CLKF_SW_SUP, "l4per_cm:clk:0030:24" },
260 { OMAP5_GPIO2_CLKCTRL, omap5_gpio2_bit_data, CLKF_HW_SUP, "l4_root_clk_div" },
261 { OMAP5_GPIO3_CLKCTRL, omap5_gpio3_bit_data, CLKF_HW_SUP, "l4_root_clk_div" },
262 { OMAP5_GPIO4_CLKCTRL, omap5_gpio4_bit_data, CLKF_HW_SUP, "l4_root_clk_div" },
263 { OMAP5_GPIO5_CLKCTRL, omap5_gpio5_bit_data, CLKF_HW_SUP, "l4_root_clk_div" },
264 { OMAP5_GPIO6_CLKCTRL, omap5_gpio6_bit_data, CLKF_HW_SUP, "l4_root_clk_div" },
265 { OMAP5_I2C1_CLKCTRL, NULL, CLKF_SW_SUP, "func_96m_fclk" },
266 { OMAP5_I2C2_CLKCTRL, NULL, CLKF_SW_SUP, "func_96m_fclk" },
267 { OMAP5_I2C3_CLKCTRL, NULL, CLKF_SW_SUP, "func_96m_fclk" },
268 { OMAP5_I2C4_CLKCTRL, NULL, CLKF_SW_SUP, "func_96m_fclk" },
269 { OMAP5_L4_PER_CLKCTRL, NULL, 0, "l4_root_clk_div" },
270 { OMAP5_MCSPI1_CLKCTRL, NULL, CLKF_SW_SUP, "func_48m_fclk" },
271 { OMAP5_MCSPI2_CLKCTRL, NULL, CLKF_SW_SUP, "func_48m_fclk" },
272 { OMAP5_MCSPI3_CLKCTRL, NULL, CLKF_SW_SUP, "func_48m_fclk" },
273 { OMAP5_MCSPI4_CLKCTRL, NULL, CLKF_SW_SUP, "func_48m_fclk" },
274 { OMAP5_GPIO7_CLKCTRL, omap5_gpio7_bit_data, CLKF_HW_SUP, "l4_root_clk_div" },
275 { OMAP5_GPIO8_CLKCTRL, omap5_gpio8_bit_data, CLKF_HW_SUP, "l4_root_clk_div" },
276 { OMAP5_MMC3_CLKCTRL, NULL, CLKF_SW_SUP, "func_48m_fclk" },
277 { OMAP5_MMC4_CLKCTRL, NULL, CLKF_SW_SUP, "func_48m_fclk" },
278 { OMAP5_UART1_CLKCTRL, NULL, CLKF_SW_SUP, "func_48m_fclk" },
279 { OMAP5_UART2_CLKCTRL, NULL, CLKF_SW_SUP, "func_48m_fclk" },
280 { OMAP5_UART3_CLKCTRL, NULL, CLKF_SW_SUP, "func_48m_fclk" },
281 { OMAP5_UART4_CLKCTRL, NULL, CLKF_SW_SUP, "func_48m_fclk" },
282 { OMAP5_MMC5_CLKCTRL, NULL, CLKF_SW_SUP, "func_96m_fclk" },
283 { OMAP5_I2C5_CLKCTRL, NULL, CLKF_SW_SUP, "func_96m_fclk" },
284 { OMAP5_UART5_CLKCTRL, NULL, CLKF_SW_SUP, "func_48m_fclk" },
285 { OMAP5_UART6_CLKCTRL, NULL, CLKF_SW_SUP, "func_48m_fclk" },
286 { 0 },
287 };
288
289 static const char * const omap5_dss_dss_clk_parents[] __initconst = {
290 "dpll_per_h12x2_ck",
291 NULL,
292 };
293
294 static const char * const omap5_dss_48mhz_clk_parents[] __initconst = {
295 "func_48m_fclk",
296 NULL,
297 };
298
299 static const char * const omap5_dss_sys_clk_parents[] __initconst = {
300 "dss_syc_gfclk_div",
301 NULL,
302 };
303
304 static const struct omap_clkctrl_bit_data omap5_dss_core_bit_data[] __initconst = {
305 { 8, TI_CLK_GATE, omap5_dss_dss_clk_parents, NULL },
306 { 9, TI_CLK_GATE, omap5_dss_48mhz_clk_parents, NULL },
307 { 10, TI_CLK_GATE, omap5_dss_sys_clk_parents, NULL },
308 { 11, TI_CLK_GATE, omap5_gpio2_dbclk_parents, NULL },
309 { 0 },
310 };
311
312 static const struct omap_clkctrl_reg_data omap5_dss_clkctrl_regs[] __initconst = {
313 { OMAP5_DSS_CORE_CLKCTRL, omap5_dss_core_bit_data, CLKF_SW_SUP, "dss_cm:clk:0000:8" },
314 { 0 },
315 };
316
317 static const char * const omap5_gpu_core_mux_parents[] __initconst = {
318 "dpll_core_h14x2_ck",
319 "dpll_per_h14x2_ck",
320 NULL,
321 };
322
323 static const char * const omap5_gpu_hyd_mux_parents[] __initconst = {
324 "dpll_core_h14x2_ck",
325 "dpll_per_h14x2_ck",
326 NULL,
327 };
328
329 static const char * const omap5_gpu_sys_clk_parents[] __initconst = {
330 "sys_clkin",
331 NULL,
332 };
333
334 static const struct omap_clkctrl_div_data omap5_gpu_sys_clk_data __initconst = {
335 .max_div = 2,
336 };
337
338 static const struct omap_clkctrl_bit_data omap5_gpu_core_bit_data[] __initconst = {
339 { 24, TI_CLK_MUX, omap5_gpu_core_mux_parents, NULL },
340 { 25, TI_CLK_MUX, omap5_gpu_hyd_mux_parents, NULL },
341 { 26, TI_CLK_DIVIDER, omap5_gpu_sys_clk_parents, &omap5_gpu_sys_clk_data },
342 { 0 },
343 };
344
345 static const struct omap_clkctrl_reg_data omap5_gpu_clkctrl_regs[] __initconst = {
346 { OMAP5_GPU_CLKCTRL, omap5_gpu_core_bit_data, CLKF_SW_SUP, "gpu_cm:clk:0000:24" },
347 { 0 },
348 };
349
350 static const char * const omap5_mmc1_fclk_mux_parents[] __initconst = {
351 "func_128m_clk",
352 "dpll_per_m2x2_ck",
353 NULL,
354 };
355
356 static const char * const omap5_mmc1_fclk_parents[] __initconst = {
357 "l3init_cm:clk:0008:24",
358 NULL,
359 };
360
361 static const struct omap_clkctrl_div_data omap5_mmc1_fclk_data __initconst = {
362 .max_div = 2,
363 };
364
365 static const struct omap_clkctrl_bit_data omap5_mmc1_bit_data[] __initconst = {
366 { 8, TI_CLK_GATE, omap5_gpio2_dbclk_parents, NULL },
367 { 24, TI_CLK_MUX, omap5_mmc1_fclk_mux_parents, NULL },
368 { 25, TI_CLK_DIVIDER, omap5_mmc1_fclk_parents, &omap5_mmc1_fclk_data },
369 { 0 },
370 };
371
372 static const char * const omap5_mmc2_fclk_parents[] __initconst = {
373 "l3init_cm:clk:0010:24",
374 NULL,
375 };
376
377 static const struct omap_clkctrl_div_data omap5_mmc2_fclk_data __initconst = {
378 .max_div = 2,
379 };
380
381 static const struct omap_clkctrl_bit_data omap5_mmc2_bit_data[] __initconst = {
382 { 24, TI_CLK_MUX, omap5_mmc1_fclk_mux_parents, NULL },
383 { 25, TI_CLK_DIVIDER, omap5_mmc2_fclk_parents, &omap5_mmc2_fclk_data },
384 { 0 },
385 };
386
387 static const char * const omap5_usb_host_hs_hsic60m_p3_clk_parents[] __initconst = {
388 "l3init_60m_fclk",
389 NULL,
390 };
391
392 static const char * const omap5_usb_host_hs_hsic480m_p3_clk_parents[] __initconst = {
393 "dpll_usb_m2_ck",
394 NULL,
395 };
396
397 static const char * const omap5_usb_host_hs_utmi_p1_clk_parents[] __initconst = {
398 "l3init_cm:clk:0038:24",
399 NULL,
400 };
401
402 static const char * const omap5_usb_host_hs_utmi_p2_clk_parents[] __initconst = {
403 "l3init_cm:clk:0038:25",
404 NULL,
405 };
406
407 static const char * const omap5_utmi_p1_gfclk_parents[] __initconst = {
408 "l3init_60m_fclk",
409 "xclk60mhsp1_ck",
410 NULL,
411 };
412
413 static const char * const omap5_utmi_p2_gfclk_parents[] __initconst = {
414 "l3init_60m_fclk",
415 "xclk60mhsp2_ck",
416 NULL,
417 };
418
419 static const struct omap_clkctrl_bit_data omap5_usb_host_hs_bit_data[] __initconst = {
420 { 6, TI_CLK_GATE, omap5_usb_host_hs_hsic60m_p3_clk_parents, NULL },
421 { 7, TI_CLK_GATE, omap5_usb_host_hs_hsic480m_p3_clk_parents, NULL },
422 { 8, TI_CLK_GATE, omap5_usb_host_hs_utmi_p1_clk_parents, NULL },
423 { 9, TI_CLK_GATE, omap5_usb_host_hs_utmi_p2_clk_parents, NULL },
424 { 10, TI_CLK_GATE, omap5_usb_host_hs_hsic60m_p3_clk_parents, NULL },
425 { 11, TI_CLK_GATE, omap5_usb_host_hs_hsic60m_p3_clk_parents, NULL },
426 { 12, TI_CLK_GATE, omap5_usb_host_hs_hsic60m_p3_clk_parents, NULL },
427 { 13, TI_CLK_GATE, omap5_usb_host_hs_hsic480m_p3_clk_parents, NULL },
428 { 14, TI_CLK_GATE, omap5_usb_host_hs_hsic480m_p3_clk_parents, NULL },
429 { 24, TI_CLK_MUX, omap5_utmi_p1_gfclk_parents, NULL },
430 { 25, TI_CLK_MUX, omap5_utmi_p2_gfclk_parents, NULL },
431 { 0 },
432 };
433
434 static const struct omap_clkctrl_bit_data omap5_usb_tll_hs_bit_data[] __initconst = {
435 { 8, TI_CLK_GATE, omap5_usb_host_hs_hsic60m_p3_clk_parents, NULL },
436 { 9, TI_CLK_GATE, omap5_usb_host_hs_hsic60m_p3_clk_parents, NULL },
437 { 10, TI_CLK_GATE, omap5_usb_host_hs_hsic60m_p3_clk_parents, NULL },
438 { 0 },
439 };
440
441 static const char * const omap5_sata_ref_clk_parents[] __initconst = {
442 "sys_clkin",
443 NULL,
444 };
445
446 static const struct omap_clkctrl_bit_data omap5_sata_bit_data[] __initconst = {
447 { 8, TI_CLK_GATE, omap5_sata_ref_clk_parents, NULL },
448 { 0 },
449 };
450
451 static const char * const omap5_usb_otg_ss_refclk960m_parents[] __initconst = {
452 "dpll_usb_clkdcoldo",
453 NULL,
454 };
455
456 static const struct omap_clkctrl_bit_data omap5_usb_otg_ss_bit_data[] __initconst = {
457 { 8, TI_CLK_GATE, omap5_usb_otg_ss_refclk960m_parents, NULL },
458 { 0 },
459 };
460
461 static const struct omap_clkctrl_reg_data omap5_l3init_clkctrl_regs[] __initconst = {
462 { OMAP5_MMC1_CLKCTRL, omap5_mmc1_bit_data, CLKF_SW_SUP, "l3init_cm:clk:0008:25" },
463 { OMAP5_MMC2_CLKCTRL, omap5_mmc2_bit_data, CLKF_SW_SUP, "l3init_cm:clk:0010:25" },
464 { OMAP5_USB_HOST_HS_CLKCTRL, omap5_usb_host_hs_bit_data, CLKF_SW_SUP, "l3init_60m_fclk" },
465 { OMAP5_USB_TLL_HS_CLKCTRL, omap5_usb_tll_hs_bit_data, CLKF_HW_SUP, "l4_root_clk_div" },
466 { OMAP5_SATA_CLKCTRL, omap5_sata_bit_data, CLKF_SW_SUP, "func_48m_fclk" },
467 { OMAP5_OCP2SCP1_CLKCTRL, NULL, CLKF_HW_SUP, "l4_root_clk_div" },
468 { OMAP5_OCP2SCP3_CLKCTRL, NULL, CLKF_HW_SUP, "l4_root_clk_div" },
469 { OMAP5_USB_OTG_SS_CLKCTRL, omap5_usb_otg_ss_bit_data, CLKF_HW_SUP, "dpll_core_h13x2_ck" },
470 { 0 },
471 };
472
473 static const struct omap_clkctrl_bit_data omap5_gpio1_bit_data[] __initconst = {
474 { 8, TI_CLK_GATE, omap5_gpio2_dbclk_parents, NULL },
475 { 0 },
476 };
477
478 static const struct omap_clkctrl_bit_data omap5_timer1_bit_data[] __initconst = {
479 { 24, TI_CLK_MUX, omap5_timer10_gfclk_mux_parents, NULL },
480 { 0 },
481 };
482
483 static const struct omap_clkctrl_reg_data omap5_wkupaon_clkctrl_regs[] __initconst = {
484 { OMAP5_L4_WKUP_CLKCTRL, NULL, 0, "wkupaon_iclk_mux" },
485 { OMAP5_WD_TIMER2_CLKCTRL, NULL, CLKF_SW_SUP, "sys_32k_ck" },
486 { OMAP5_GPIO1_CLKCTRL, omap5_gpio1_bit_data, CLKF_HW_SUP, "wkupaon_iclk_mux" },
487 { OMAP5_TIMER1_CLKCTRL, omap5_timer1_bit_data, CLKF_SW_SUP, "wkupaon_cm:clk:0020:24" },
488 { OMAP5_COUNTER_32K_CLKCTRL, NULL, 0, "wkupaon_iclk_mux" },
489 { OMAP5_KBD_CLKCTRL, NULL, CLKF_SW_SUP, "sys_32k_ck" },
490 { 0 },
491 };
492
493 const struct omap_clkctrl_data omap5_clkctrl_data[] __initconst = {
494 { 0x4a004320, omap5_mpu_clkctrl_regs },
495 { 0x4a004420, omap5_dsp_clkctrl_regs },
496 { 0x4a004520, omap5_abe_clkctrl_regs },
497 { 0x4a008720, omap5_l3main1_clkctrl_regs },
498 { 0x4a008820, omap5_l3main2_clkctrl_regs },
499 { 0x4a008920, omap5_ipu_clkctrl_regs },
500 { 0x4a008a20, omap5_dma_clkctrl_regs },
501 { 0x4a008b20, omap5_emif_clkctrl_regs },
502 { 0x4a008d20, omap5_l4cfg_clkctrl_regs },
503 { 0x4a008e20, omap5_l3instr_clkctrl_regs },
504 { 0x4a009020, omap5_l4per_clkctrl_regs },
505 { 0x4a009420, omap5_dss_clkctrl_regs },
506 { 0x4a009520, omap5_gpu_clkctrl_regs },
507 { 0x4a009620, omap5_l3init_clkctrl_regs },
508 { 0x4ae07920, omap5_wkupaon_clkctrl_regs },
509 { 0 },
510 };
511
512 static struct ti_dt_clk omap54xx_clks[] = {
513 DT_CLK(NULL, "timer_32k_ck", "sys_32k_ck"),
514 DT_CLK(NULL, "sys_clkin_ck", "sys_clkin"),
515 DT_CLK(NULL, "dmic_gfclk", "abe_cm:0018:24"),
516 DT_CLK(NULL, "dmic_sync_mux_ck", "abe_cm:0018:26"),
517 DT_CLK(NULL, "dss_32khz_clk", "dss_cm:0000:11"),
518 DT_CLK(NULL, "dss_48mhz_clk", "dss_cm:0000:9"),
519 DT_CLK(NULL, "dss_dss_clk", "dss_cm:0000:8"),
520 DT_CLK(NULL, "dss_sys_clk", "dss_cm:0000:10"),
521 DT_CLK(NULL, "gpio1_dbclk", "wkupaon_cm:0018:8"),
522 DT_CLK(NULL, "gpio2_dbclk", "l4per_cm:0040:8"),
523 DT_CLK(NULL, "gpio3_dbclk", "l4per_cm:0048:8"),
524 DT_CLK(NULL, "gpio4_dbclk", "l4per_cm:0050:8"),
525 DT_CLK(NULL, "gpio5_dbclk", "l4per_cm:0058:8"),
526 DT_CLK(NULL, "gpio6_dbclk", "l4per_cm:0060:8"),
527 DT_CLK(NULL, "gpio7_dbclk", "l4per_cm:00f0:8"),
528 DT_CLK(NULL, "gpio8_dbclk", "l4per_cm:00f8:8"),
529 DT_CLK(NULL, "mcbsp1_gfclk", "abe_cm:0028:24"),
530 DT_CLK(NULL, "mcbsp1_sync_mux_ck", "abe_cm:0028:26"),
531 DT_CLK(NULL, "mcbsp2_gfclk", "abe_cm:0030:24"),
532 DT_CLK(NULL, "mcbsp2_sync_mux_ck", "abe_cm:0030:26"),
533 DT_CLK(NULL, "mcbsp3_gfclk", "abe_cm:0038:24"),
534 DT_CLK(NULL, "mcbsp3_sync_mux_ck", "abe_cm:0038:26"),
535 DT_CLK(NULL, "mmc1_32khz_clk", "l3init_cm:0008:8"),
536 DT_CLK(NULL, "mmc1_fclk", "l3init_cm:0008:25"),
537 DT_CLK(NULL, "mmc1_fclk_mux", "l3init_cm:0008:24"),
538 DT_CLK(NULL, "mmc2_fclk", "l3init_cm:0010:25"),
539 DT_CLK(NULL, "mmc2_fclk_mux", "l3init_cm:0010:24"),
540 DT_CLK(NULL, "sata_ref_clk", "l3init_cm:0068:8"),
541 DT_CLK(NULL, "timer10_gfclk_mux", "l4per_cm:0008:24"),
542 DT_CLK(NULL, "timer11_gfclk_mux", "l4per_cm:0010:24"),
543 DT_CLK(NULL, "timer1_gfclk_mux", "wkupaon_cm:0020:24"),
544 DT_CLK(NULL, "timer2_gfclk_mux", "l4per_cm:0018:24"),
545 DT_CLK(NULL, "timer3_gfclk_mux", "l4per_cm:0020:24"),
546 DT_CLK(NULL, "timer4_gfclk_mux", "l4per_cm:0028:24"),
547 DT_CLK(NULL, "timer5_gfclk_mux", "abe_cm:0048:24"),
548 DT_CLK(NULL, "timer6_gfclk_mux", "abe_cm:0050:24"),
549 DT_CLK(NULL, "timer7_gfclk_mux", "abe_cm:0058:24"),
550 DT_CLK(NULL, "timer8_gfclk_mux", "abe_cm:0060:24"),
551 DT_CLK(NULL, "timer9_gfclk_mux", "l4per_cm:0030:24"),
552 DT_CLK(NULL, "usb_host_hs_hsic480m_p1_clk", "l3init_cm:0038:13"),
553 DT_CLK(NULL, "usb_host_hs_hsic480m_p2_clk", "l3init_cm:0038:14"),
554 DT_CLK(NULL, "usb_host_hs_hsic480m_p3_clk", "l3init_cm:0038:7"),
555 DT_CLK(NULL, "usb_host_hs_hsic60m_p1_clk", "l3init_cm:0038:11"),
556 DT_CLK(NULL, "usb_host_hs_hsic60m_p2_clk", "l3init_cm:0038:12"),
557 DT_CLK(NULL, "usb_host_hs_hsic60m_p3_clk", "l3init_cm:0038:6"),
558 DT_CLK(NULL, "usb_host_hs_utmi_p1_clk", "l3init_cm:0038:8"),
559 DT_CLK(NULL, "usb_host_hs_utmi_p2_clk", "l3init_cm:0038:9"),
560 DT_CLK(NULL, "usb_host_hs_utmi_p3_clk", "l3init_cm:0038:10"),
561 DT_CLK(NULL, "usb_otg_ss_refclk960m", "l3init_cm:00d0:8"),
562 DT_CLK(NULL, "usb_tll_hs_usb_ch0_clk", "l3init_cm:0048:8"),
563 DT_CLK(NULL, "usb_tll_hs_usb_ch1_clk", "l3init_cm:0048:9"),
564 DT_CLK(NULL, "usb_tll_hs_usb_ch2_clk", "l3init_cm:0048:10"),
565 DT_CLK(NULL, "utmi_p1_gfclk", "l3init_cm:0038:24"),
566 DT_CLK(NULL, "utmi_p2_gfclk", "l3init_cm:0038:25"),
567 { .node_name = NULL },
568 };
569
570 int __init omap5xxx_dt_clk_init(void)
571 {
572 int rc;
573 struct clk *abe_dpll_ref, *abe_dpll, *sys_32k_ck, *usb_dpll;
574
575 ti_dt_clocks_register(omap54xx_clks);
576
577 omap2_clk_disable_autoidle_all();
578
579 ti_clk_add_aliases();
580
581 abe_dpll_ref = clk_get_sys(NULL, "abe_dpll_clk_mux");
582 sys_32k_ck = clk_get_sys(NULL, "sys_32k_ck");
583 rc = clk_set_parent(abe_dpll_ref, sys_32k_ck);
584 abe_dpll = clk_get_sys(NULL, "dpll_abe_ck");
585 if (!rc)
586 rc = clk_set_rate(abe_dpll, OMAP5_DPLL_ABE_DEFFREQ);
587 if (rc)
588 pr_err("%s: failed to configure ABE DPLL!\n", __func__);
589
590 abe_dpll = clk_get_sys(NULL, "dpll_abe_m2x2_ck");
591 if (!rc)
592 rc = clk_set_rate(abe_dpll, OMAP5_DPLL_ABE_DEFFREQ * 2);
593 if (rc)
594 pr_err("%s: failed to configure ABE m2x2 DPLL!\n", __func__);
595
596 usb_dpll = clk_get_sys(NULL, "dpll_usb_ck");
597 rc = clk_set_rate(usb_dpll, OMAP5_DPLL_USB_DEFFREQ);
598 if (rc)
599 pr_err("%s: failed to configure USB DPLL!\n", __func__);
600
601 usb_dpll = clk_get_sys(NULL, "dpll_usb_m2_ck");
602 rc = clk_set_rate(usb_dpll, OMAP5_DPLL_USB_DEFFREQ/2);
603 if (rc)
604 pr_err("%s: failed to set USB_DPLL M2 OUT\n", __func__);
605
606 return 0;
607 }