1
2
3
4
5
6
7 #ifndef __ODM_TYPES_H__
8 #define __ODM_TYPES_H__
9
10 #define ODM_CE 0x04
11
12 enum HAL_STATUS {
13 HAL_STATUS_SUCCESS,
14 HAL_STATUS_FAILURE,
15 };
16
17 #define SET_TX_DESC_ANTSEL_A_88E(__pTxDesc, __Value) \
18 SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 24, 1, __Value)
19 #define SET_TX_DESC_ANTSEL_B_88E(__pTxDesc, __Value) \
20 SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 25, 1, __Value)
21 #define SET_TX_DESC_ANTSEL_C_88E(__pTxDesc, __Value) \
22 SET_BITS_TO_LE_4BYTE(__pTxDesc+28, 29, 1, __Value)
23
24 #endif