This source file includes following definitions.
- ipipe_print_status
- ipipe_enable
- ipipe_configure
- ipipe_set_stream
- __ipipe_get_format
- ipipe_try_format
- ipipe_enum_mbus_code
- ipipe_enum_frame_size
- ipipe_get_format
- ipipe_set_format
- ipipe_link_validate
- ipipe_init_formats
- ipipe_link_setup
- ipipe_init_entities
- omap4iss_ipipe_unregister_entities
- omap4iss_ipipe_register_entities
- omap4iss_ipipe_init
- omap4iss_ipipe_cleanup
1
2
3
4
5
6
7
8
9
10 #include <linux/module.h>
11 #include <linux/uaccess.h>
12 #include <linux/delay.h>
13 #include <linux/device.h>
14 #include <linux/dma-mapping.h>
15 #include <linux/mm.h>
16 #include <linux/sched.h>
17
18 #include "iss.h"
19 #include "iss_regs.h"
20 #include "iss_ipipe.h"
21
22 static struct v4l2_mbus_framefmt *
23 __ipipe_get_format(struct iss_ipipe_device *ipipe,
24 struct v4l2_subdev_pad_config *cfg,
25 unsigned int pad,
26 enum v4l2_subdev_format_whence which);
27
28 static const unsigned int ipipe_fmts[] = {
29 MEDIA_BUS_FMT_SGRBG10_1X10,
30 MEDIA_BUS_FMT_SRGGB10_1X10,
31 MEDIA_BUS_FMT_SBGGR10_1X10,
32 MEDIA_BUS_FMT_SGBRG10_1X10,
33 };
34
35
36
37
38
39
40
41 #define IPIPE_PRINT_REGISTER(iss, name)\
42 dev_dbg(iss->dev, "###IPIPE " #name "=0x%08x\n", \
43 iss_reg_read(iss, OMAP4_ISS_MEM_ISP_IPIPE, IPIPE_##name))
44
45 static void ipipe_print_status(struct iss_ipipe_device *ipipe)
46 {
47 struct iss_device *iss = to_iss_device(ipipe);
48
49 dev_dbg(iss->dev, "-------------IPIPE Register dump-------------\n");
50
51 IPIPE_PRINT_REGISTER(iss, SRC_EN);
52 IPIPE_PRINT_REGISTER(iss, SRC_MODE);
53 IPIPE_PRINT_REGISTER(iss, SRC_FMT);
54 IPIPE_PRINT_REGISTER(iss, SRC_COL);
55 IPIPE_PRINT_REGISTER(iss, SRC_VPS);
56 IPIPE_PRINT_REGISTER(iss, SRC_VSZ);
57 IPIPE_PRINT_REGISTER(iss, SRC_HPS);
58 IPIPE_PRINT_REGISTER(iss, SRC_HSZ);
59 IPIPE_PRINT_REGISTER(iss, GCK_MMR);
60 IPIPE_PRINT_REGISTER(iss, YUV_PHS);
61
62 dev_dbg(iss->dev, "-----------------------------------------------\n");
63 }
64
65
66
67
68
69
70 static void ipipe_enable(struct iss_ipipe_device *ipipe, u8 enable)
71 {
72 struct iss_device *iss = to_iss_device(ipipe);
73
74 iss_reg_update(iss, OMAP4_ISS_MEM_ISP_IPIPE, IPIPE_SRC_EN,
75 IPIPE_SRC_EN_EN, enable ? IPIPE_SRC_EN_EN : 0);
76 }
77
78
79
80
81
82 static void ipipe_configure(struct iss_ipipe_device *ipipe)
83 {
84 struct iss_device *iss = to_iss_device(ipipe);
85 struct v4l2_mbus_framefmt *format;
86
87
88 format = &ipipe->formats[IPIPE_PAD_SINK];
89
90
91 iss_reg_write(iss, OMAP4_ISS_MEM_ISP_IPIPE, IPIPE_SRC_FMT,
92 IPIPE_SRC_FMT_RAW2YUV);
93
94
95 iss_reg_write(iss, OMAP4_ISS_MEM_ISP_IPIPE, IPIPE_YUV_PHS,
96 IPIPE_YUV_PHS_LPF);
97
98 iss_reg_write(iss, OMAP4_ISS_MEM_ISP_IPIPE, IPIPE_SRC_VPS, 0);
99 iss_reg_write(iss, OMAP4_ISS_MEM_ISP_IPIPE, IPIPE_SRC_HPS, 0);
100 iss_reg_write(iss, OMAP4_ISS_MEM_ISP_IPIPE, IPIPE_SRC_VSZ,
101 (format->height - 2) & IPIPE_SRC_VSZ_MASK);
102 iss_reg_write(iss, OMAP4_ISS_MEM_ISP_IPIPE, IPIPE_SRC_HSZ,
103 (format->width - 1) & IPIPE_SRC_HSZ_MASK);
104
105
106 iss_reg_clr(iss, OMAP4_ISS_MEM_ISP_IPIPE, IPIPE_SRC_MODE,
107 IPIPE_SRC_MODE_WRT | IPIPE_SRC_MODE_OST);
108
109
110 iss_reg_write(iss, OMAP4_ISS_MEM_ISP_IPIPE, IPIPE_SRC_COL,
111 IPIPE_SRC_COL_EE_B | IPIPE_SRC_COL_EO_GB |
112 IPIPE_SRC_COL_OE_GR | IPIPE_SRC_COL_OO_R);
113
114
115 format = &ipipe->formats[IPIPE_PAD_SOURCE_VP];
116
117 }
118
119
120
121
122
123
124
125
126
127
128 static int ipipe_set_stream(struct v4l2_subdev *sd, int enable)
129 {
130 struct iss_ipipe_device *ipipe = v4l2_get_subdevdata(sd);
131 struct iss_device *iss = to_iss_device(ipipe);
132 int ret = 0;
133
134 if (ipipe->state == ISS_PIPELINE_STREAM_STOPPED) {
135 if (enable == ISS_PIPELINE_STREAM_STOPPED)
136 return 0;
137
138 omap4iss_isp_subclk_enable(iss, OMAP4_ISS_ISP_SUBCLK_IPIPE);
139
140
141 iss_reg_write(iss, OMAP4_ISS_MEM_ISP_IPIPE, IPIPE_GCK_MMR,
142 IPIPE_GCK_MMR_REG);
143
144
145 iss_reg_write(iss, OMAP4_ISS_MEM_ISP_IPIPE, IPIPE_GCK_PIX,
146 IPIPE_GCK_PIX_G3 | IPIPE_GCK_PIX_G2 |
147 IPIPE_GCK_PIX_G1 | IPIPE_GCK_PIX_G0);
148 }
149
150 switch (enable) {
151 case ISS_PIPELINE_STREAM_CONTINUOUS:
152
153 ipipe_configure(ipipe);
154 ipipe_print_status(ipipe);
155
156 atomic_set(&ipipe->stopping, 0);
157 ipipe_enable(ipipe, 1);
158 break;
159
160 case ISS_PIPELINE_STREAM_STOPPED:
161 if (ipipe->state == ISS_PIPELINE_STREAM_STOPPED)
162 return 0;
163 if (omap4iss_module_sync_idle(&sd->entity, &ipipe->wait,
164 &ipipe->stopping))
165 ret = -ETIMEDOUT;
166
167 ipipe_enable(ipipe, 0);
168 omap4iss_isp_subclk_disable(iss, OMAP4_ISS_ISP_SUBCLK_IPIPE);
169 break;
170 }
171
172 ipipe->state = enable;
173 return ret;
174 }
175
176 static struct v4l2_mbus_framefmt *
177 __ipipe_get_format(struct iss_ipipe_device *ipipe,
178 struct v4l2_subdev_pad_config *cfg,
179 unsigned int pad,
180 enum v4l2_subdev_format_whence which)
181 {
182 if (which == V4L2_SUBDEV_FORMAT_TRY)
183 return v4l2_subdev_get_try_format(&ipipe->subdev, cfg, pad);
184
185 return &ipipe->formats[pad];
186 }
187
188
189
190
191
192
193
194
195 static void
196 ipipe_try_format(struct iss_ipipe_device *ipipe,
197 struct v4l2_subdev_pad_config *cfg,
198 unsigned int pad,
199 struct v4l2_mbus_framefmt *fmt,
200 enum v4l2_subdev_format_whence which)
201 {
202 struct v4l2_mbus_framefmt *format;
203 unsigned int width = fmt->width;
204 unsigned int height = fmt->height;
205 unsigned int i;
206
207 switch (pad) {
208 case IPIPE_PAD_SINK:
209 for (i = 0; i < ARRAY_SIZE(ipipe_fmts); i++) {
210 if (fmt->code == ipipe_fmts[i])
211 break;
212 }
213
214
215 if (i >= ARRAY_SIZE(ipipe_fmts))
216 fmt->code = MEDIA_BUS_FMT_SGRBG10_1X10;
217
218
219 fmt->width = clamp_t(u32, width, 1, 8192);
220 fmt->height = clamp_t(u32, height, 1, 8192);
221 fmt->colorspace = V4L2_COLORSPACE_SRGB;
222 break;
223
224 case IPIPE_PAD_SOURCE_VP:
225 format = __ipipe_get_format(ipipe, cfg, IPIPE_PAD_SINK, which);
226 memcpy(fmt, format, sizeof(*fmt));
227
228 fmt->code = MEDIA_BUS_FMT_UYVY8_1X16;
229 fmt->width = clamp_t(u32, width, 32, fmt->width);
230 fmt->height = clamp_t(u32, height, 32, fmt->height);
231 fmt->colorspace = V4L2_COLORSPACE_JPEG;
232 break;
233 }
234
235 fmt->field = V4L2_FIELD_NONE;
236 }
237
238
239
240
241
242
243
244
245 static int ipipe_enum_mbus_code(struct v4l2_subdev *sd,
246 struct v4l2_subdev_pad_config *cfg,
247 struct v4l2_subdev_mbus_code_enum *code)
248 {
249 switch (code->pad) {
250 case IPIPE_PAD_SINK:
251 if (code->index >= ARRAY_SIZE(ipipe_fmts))
252 return -EINVAL;
253
254 code->code = ipipe_fmts[code->index];
255 break;
256
257 case IPIPE_PAD_SOURCE_VP:
258
259 if (code->index != 0)
260 return -EINVAL;
261
262 code->code = MEDIA_BUS_FMT_UYVY8_1X16;
263 break;
264
265 default:
266 return -EINVAL;
267 }
268
269 return 0;
270 }
271
272 static int ipipe_enum_frame_size(struct v4l2_subdev *sd,
273 struct v4l2_subdev_pad_config *cfg,
274 struct v4l2_subdev_frame_size_enum *fse)
275 {
276 struct iss_ipipe_device *ipipe = v4l2_get_subdevdata(sd);
277 struct v4l2_mbus_framefmt format;
278
279 if (fse->index != 0)
280 return -EINVAL;
281
282 format.code = fse->code;
283 format.width = 1;
284 format.height = 1;
285 ipipe_try_format(ipipe, cfg, fse->pad, &format, fse->which);
286 fse->min_width = format.width;
287 fse->min_height = format.height;
288
289 if (format.code != fse->code)
290 return -EINVAL;
291
292 format.code = fse->code;
293 format.width = -1;
294 format.height = -1;
295 ipipe_try_format(ipipe, cfg, fse->pad, &format, fse->which);
296 fse->max_width = format.width;
297 fse->max_height = format.height;
298
299 return 0;
300 }
301
302
303
304
305
306
307
308
309
310
311 static int ipipe_get_format(struct v4l2_subdev *sd,
312 struct v4l2_subdev_pad_config *cfg,
313 struct v4l2_subdev_format *fmt)
314 {
315 struct iss_ipipe_device *ipipe = v4l2_get_subdevdata(sd);
316 struct v4l2_mbus_framefmt *format;
317
318 format = __ipipe_get_format(ipipe, cfg, fmt->pad, fmt->which);
319 if (!format)
320 return -EINVAL;
321
322 fmt->format = *format;
323 return 0;
324 }
325
326
327
328
329
330
331
332
333
334
335 static int ipipe_set_format(struct v4l2_subdev *sd,
336 struct v4l2_subdev_pad_config *cfg,
337 struct v4l2_subdev_format *fmt)
338 {
339 struct iss_ipipe_device *ipipe = v4l2_get_subdevdata(sd);
340 struct v4l2_mbus_framefmt *format;
341
342 format = __ipipe_get_format(ipipe, cfg, fmt->pad, fmt->which);
343 if (!format)
344 return -EINVAL;
345
346 ipipe_try_format(ipipe, cfg, fmt->pad, &fmt->format, fmt->which);
347 *format = fmt->format;
348
349
350 if (fmt->pad == IPIPE_PAD_SINK) {
351 format = __ipipe_get_format(ipipe, cfg, IPIPE_PAD_SOURCE_VP,
352 fmt->which);
353 *format = fmt->format;
354 ipipe_try_format(ipipe, cfg, IPIPE_PAD_SOURCE_VP, format,
355 fmt->which);
356 }
357
358 return 0;
359 }
360
361 static int ipipe_link_validate(struct v4l2_subdev *sd, struct media_link *link,
362 struct v4l2_subdev_format *source_fmt,
363 struct v4l2_subdev_format *sink_fmt)
364 {
365
366 if (source_fmt->format.width != sink_fmt->format.width ||
367 source_fmt->format.height != sink_fmt->format.height)
368 return -EPIPE;
369
370 if (source_fmt->format.code != sink_fmt->format.code)
371 return -EPIPE;
372
373 return 0;
374 }
375
376
377
378
379
380
381
382
383
384
385 static int ipipe_init_formats(struct v4l2_subdev *sd, struct v4l2_subdev_fh *fh)
386 {
387 struct v4l2_subdev_format format;
388
389 memset(&format, 0, sizeof(format));
390 format.pad = IPIPE_PAD_SINK;
391 format.which = fh ? V4L2_SUBDEV_FORMAT_TRY : V4L2_SUBDEV_FORMAT_ACTIVE;
392 format.format.code = MEDIA_BUS_FMT_SGRBG10_1X10;
393 format.format.width = 4096;
394 format.format.height = 4096;
395 ipipe_set_format(sd, fh ? fh->pad : NULL, &format);
396
397 return 0;
398 }
399
400
401 static const struct v4l2_subdev_video_ops ipipe_v4l2_video_ops = {
402 .s_stream = ipipe_set_stream,
403 };
404
405
406 static const struct v4l2_subdev_pad_ops ipipe_v4l2_pad_ops = {
407 .enum_mbus_code = ipipe_enum_mbus_code,
408 .enum_frame_size = ipipe_enum_frame_size,
409 .get_fmt = ipipe_get_format,
410 .set_fmt = ipipe_set_format,
411 .link_validate = ipipe_link_validate,
412 };
413
414
415 static const struct v4l2_subdev_ops ipipe_v4l2_ops = {
416 .video = &ipipe_v4l2_video_ops,
417 .pad = &ipipe_v4l2_pad_ops,
418 };
419
420
421 static const struct v4l2_subdev_internal_ops ipipe_v4l2_internal_ops = {
422 .open = ipipe_init_formats,
423 };
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438 static int ipipe_link_setup(struct media_entity *entity,
439 const struct media_pad *local,
440 const struct media_pad *remote, u32 flags)
441 {
442 struct v4l2_subdev *sd = media_entity_to_v4l2_subdev(entity);
443 struct iss_ipipe_device *ipipe = v4l2_get_subdevdata(sd);
444 struct iss_device *iss = to_iss_device(ipipe);
445
446 if (!is_media_entity_v4l2_subdev(remote->entity))
447 return -EINVAL;
448
449 switch (local->index) {
450 case IPIPE_PAD_SINK:
451
452 if (!(flags & MEDIA_LNK_FL_ENABLED)) {
453 ipipe->input = IPIPE_INPUT_NONE;
454 break;
455 }
456
457 if (ipipe->input != IPIPE_INPUT_NONE)
458 return -EBUSY;
459
460 if (remote->entity == &iss->ipipeif.subdev.entity)
461 ipipe->input = IPIPE_INPUT_IPIPEIF;
462
463 break;
464
465 case IPIPE_PAD_SOURCE_VP:
466
467 if (flags & MEDIA_LNK_FL_ENABLED) {
468 if (ipipe->output & ~IPIPE_OUTPUT_VP)
469 return -EBUSY;
470 ipipe->output |= IPIPE_OUTPUT_VP;
471 } else {
472 ipipe->output &= ~IPIPE_OUTPUT_VP;
473 }
474 break;
475
476 default:
477 return -EINVAL;
478 }
479
480 return 0;
481 }
482
483
484 static const struct media_entity_operations ipipe_media_ops = {
485 .link_setup = ipipe_link_setup,
486 .link_validate = v4l2_subdev_link_validate,
487 };
488
489
490
491
492
493
494
495 static int ipipe_init_entities(struct iss_ipipe_device *ipipe)
496 {
497 struct v4l2_subdev *sd = &ipipe->subdev;
498 struct media_pad *pads = ipipe->pads;
499 struct media_entity *me = &sd->entity;
500 int ret;
501
502 ipipe->input = IPIPE_INPUT_NONE;
503
504 v4l2_subdev_init(sd, &ipipe_v4l2_ops);
505 sd->internal_ops = &ipipe_v4l2_internal_ops;
506 strscpy(sd->name, "OMAP4 ISS ISP IPIPE", sizeof(sd->name));
507 sd->grp_id = BIT(16);
508 v4l2_set_subdevdata(sd, ipipe);
509 sd->flags |= V4L2_SUBDEV_FL_HAS_DEVNODE;
510
511 pads[IPIPE_PAD_SINK].flags = MEDIA_PAD_FL_SINK;
512 pads[IPIPE_PAD_SOURCE_VP].flags = MEDIA_PAD_FL_SOURCE;
513
514 me->ops = &ipipe_media_ops;
515 ret = media_entity_pads_init(me, IPIPE_PADS_NUM, pads);
516 if (ret < 0)
517 return ret;
518
519 ipipe_init_formats(sd, NULL);
520
521 return 0;
522 }
523
524 void omap4iss_ipipe_unregister_entities(struct iss_ipipe_device *ipipe)
525 {
526 v4l2_device_unregister_subdev(&ipipe->subdev);
527 }
528
529 int omap4iss_ipipe_register_entities(struct iss_ipipe_device *ipipe,
530 struct v4l2_device *vdev)
531 {
532 int ret;
533
534
535 ret = v4l2_device_register_subdev(vdev, &ipipe->subdev);
536 if (ret < 0)
537 goto error;
538
539 return 0;
540
541 error:
542 omap4iss_ipipe_unregister_entities(ipipe);
543 return ret;
544 }
545
546
547
548
549
550
551
552
553
554
555
556
557
558 int omap4iss_ipipe_init(struct iss_device *iss)
559 {
560 struct iss_ipipe_device *ipipe = &iss->ipipe;
561
562 ipipe->state = ISS_PIPELINE_STREAM_STOPPED;
563 init_waitqueue_head(&ipipe->wait);
564
565 return ipipe_init_entities(ipipe);
566 }
567
568
569
570
571
572 void omap4iss_ipipe_cleanup(struct iss_device *iss)
573 {
574 struct iss_ipipe_device *ipipe = &iss->ipipe;
575
576 media_entity_cleanup(&ipipe->subdev.entity);
577 }