root/arch/mips/include/asm/mach-loongson32/regs-pwm.h

/* [<][>][^][v][top][bottom][index][help] */

INCLUDED FROM

   1 /* SPDX-License-Identifier: GPL-2.0-or-later */
   2 /*
   3  * Copyright (c) 2014 Zhang, Keguang <keguang.zhang@gmail.com>
   4  *
   5  * Loongson 1 PWM Register Definitions.
   6  */
   7 
   8 #ifndef __ASM_MACH_LOONGSON32_REGS_PWM_H
   9 #define __ASM_MACH_LOONGSON32_REGS_PWM_H
  10 
  11 /* Loongson 1 PWM Timer Register Definitions */
  12 #define PWM_CNT                 0x0
  13 #define PWM_HRC                 0x4
  14 #define PWM_LRC                 0x8
  15 #define PWM_CTRL                0xc
  16 
  17 /* PWM Control Register Bits */
  18 #define CNT_RST                 BIT(7)
  19 #define INT_SR                  BIT(6)
  20 #define INT_EN                  BIT(5)
  21 #define PWM_SINGLE              BIT(4)
  22 #define PWM_OE                  BIT(3)
  23 #define CNT_EN                  BIT(0)
  24 
  25 #endif /* __ASM_MACH_LOONGSON32_REGS_PWM_H */
/* [<][>][^][v][top][bottom][index][help] */