1
2
3
4
5
6
7
8
9 #ifndef _REGS_MFC_V7_H
10 #define _REGS_MFC_V7_H
11
12 #include "regs-mfc-v6.h"
13
14
15 #define S5P_FIMV_CODEC_VP8_ENC_V7 25
16
17
18 #define S5P_FIMV_E_SOURCE_FIRST_ADDR_V7 0xf9e0
19 #define S5P_FIMV_E_SOURCE_SECOND_ADDR_V7 0xf9e4
20 #define S5P_FIMV_E_SOURCE_THIRD_ADDR_V7 0xf9e8
21 #define S5P_FIMV_E_SOURCE_FIRST_STRIDE_V7 0xf9ec
22 #define S5P_FIMV_E_SOURCE_SECOND_STRIDE_V7 0xf9f0
23 #define S5P_FIMV_E_SOURCE_THIRD_STRIDE_V7 0xf9f4
24
25 #define S5P_FIMV_E_ENCODED_SOURCE_FIRST_ADDR_V7 0xfa70
26 #define S5P_FIMV_E_ENCODED_SOURCE_SECOND_ADDR_V7 0xfa74
27
28 #define S5P_FIMV_E_VP8_OPTIONS_V7 0xfdb0
29 #define S5P_FIMV_E_VP8_FILTER_OPTIONS_V7 0xfdb4
30 #define S5P_FIMV_E_VP8_GOLDEN_FRAME_OPTION_V7 0xfdb8
31 #define S5P_FIMV_E_VP8_NUM_T_LAYER_V7 0xfdc4
32
33
34 #define MAX_FW_SIZE_V7 (SZ_512K)
35 #define MAX_CPB_SIZE_V7 (3 * SZ_1M)
36 #define MFC_VERSION_V7 0x72
37 #define MFC_NUM_PORTS_V7 1
38
39 #define MFC_LUMA_PAD_BYTES_V7 256
40 #define MFC_CHROMA_PAD_BYTES_V7 128
41
42
43 #define MFC_CTX_BUF_SIZE_V7 (30 * SZ_1K)
44 #define MFC_H264_DEC_CTX_BUF_SIZE_V7 (2 * SZ_1M)
45 #define MFC_OTHER_DEC_CTX_BUF_SIZE_V7 (20 * SZ_1K)
46 #define MFC_H264_ENC_CTX_BUF_SIZE_V7 (100 * SZ_1K)
47 #define MFC_OTHER_ENC_CTX_BUF_SIZE_V7 (10 * SZ_1K)
48
49
50 #define S5P_FIMV_SCRATCH_BUF_SIZE_MPEG4_DEC_V7(w, h) \
51 (SZ_1M + ((w) * 144) + (8192 * (h)) + 49216)
52
53 #define S5P_FIMV_SCRATCH_BUF_SIZE_VP8_ENC_V7(w, h) \
54 (((w) * 48) + 8192 + ((((w) + 1) / 2) * 128) + 144 + \
55 ((((((w) * 16) * ((h) * 16)) * 3) / 2) * 4))
56
57 #endif