This source file includes following definitions.
- to_hr_dev
- to_hr_ucontext
- to_hr_pd
- to_hr_ah
- to_hr_mr
- to_hr_mw
- to_hr_qp
- to_hr_cq
- to_hr_srq
- hr_to_hr_sqp
- hns_roce_write64_k
- __hns_roce_qp_lookup
- hns_roce_buf_offset
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33 #ifndef _HNS_ROCE_DEVICE_H
34 #define _HNS_ROCE_DEVICE_H
35
36 #include <rdma/ib_verbs.h>
37
38 #define DRV_NAME "hns_roce"
39
40
41 #define PCI_REVISION_ID_HIP08_A 0x20
42 #define PCI_REVISION_ID_HIP08_B 0x21
43
44 #define HNS_ROCE_HW_VER1 ('h' << 24 | 'i' << 16 | '0' << 8 | '6')
45
46 #define HNS_ROCE_MAX_MSG_LEN 0x80000000
47
48 #define HNS_ROCE_ALOGN_UP(a, b) ((((a) + (b) - 1) / (b)) * (b))
49
50 #define HNS_ROCE_IB_MIN_SQ_STRIDE 6
51
52 #define HNS_ROCE_BA_SIZE (32 * 4096)
53
54 #define BA_BYTE_LEN 8
55
56 #define BITS_PER_BYTE 8
57
58
59 #define HNS_ROCE_MIN_CQE_NUM 0x40
60 #define HNS_ROCE_MIN_WQE_NUM 0x20
61
62
63 #define HNS_ROCE_MAX_INNER_MTPT_NUM 0x7
64 #define HNS_ROCE_MAX_MTPT_PBL_NUM 0x100000
65 #define HNS_ROCE_MAX_SGE_NUM 2
66
67 #define HNS_ROCE_EACH_FREE_CQ_WAIT_MSECS 20
68 #define HNS_ROCE_MAX_FREE_CQ_WAIT_CNT \
69 (5000 / HNS_ROCE_EACH_FREE_CQ_WAIT_MSECS)
70 #define HNS_ROCE_CQE_WCMD_EMPTY_BIT 0x2
71 #define HNS_ROCE_MIN_CQE_CNT 16
72
73 #define HNS_ROCE_MAX_IRQ_NUM 128
74
75 #define HNS_ROCE_SGE_IN_WQE 2
76 #define HNS_ROCE_SGE_SHIFT 4
77
78 #define EQ_ENABLE 1
79 #define EQ_DISABLE 0
80
81 #define HNS_ROCE_CEQ 0
82 #define HNS_ROCE_AEQ 1
83
84 #define HNS_ROCE_CEQ_ENTRY_SIZE 0x4
85 #define HNS_ROCE_AEQ_ENTRY_SIZE 0x10
86
87 #define HNS_ROCE_SL_SHIFT 28
88 #define HNS_ROCE_TCLASS_SHIFT 20
89 #define HNS_ROCE_FLOW_LABEL_MASK 0xfffff
90
91 #define HNS_ROCE_MAX_PORTS 6
92 #define HNS_ROCE_MAX_GID_NUM 16
93 #define HNS_ROCE_GID_SIZE 16
94 #define HNS_ROCE_SGE_SIZE 16
95
96 #define HNS_ROCE_HOP_NUM_0 0xff
97
98 #define BITMAP_NO_RR 0
99 #define BITMAP_RR 1
100
101 #define MR_TYPE_MR 0x00
102 #define MR_TYPE_FRMR 0x01
103 #define MR_TYPE_DMA 0x03
104
105 #define HNS_ROCE_FRMR_MAX_PA 512
106
107 #define PKEY_ID 0xffff
108 #define GUID_LEN 8
109 #define NODE_DESC_SIZE 64
110 #define DB_REG_OFFSET 0x1000
111
112 #define SERV_TYPE_RC 0
113 #define SERV_TYPE_RD 1
114 #define SERV_TYPE_UC 2
115 #define SERV_TYPE_UD 3
116
117
118 #define PG_SHIFT_OFFSET (PAGE_SHIFT - 12)
119
120 #define PAGES_SHIFT_8 8
121 #define PAGES_SHIFT_16 16
122 #define PAGES_SHIFT_24 24
123 #define PAGES_SHIFT_32 32
124
125 #define HNS_ROCE_PCI_BAR_NUM 2
126
127 #define HNS_ROCE_IDX_QUE_ENTRY_SZ 4
128 #define SRQ_DB_REG 0x230
129
130
131
132
133 #define EQ_DEPTH_COEFF 2
134
135 enum {
136 HNS_ROCE_SUPPORT_RQ_RECORD_DB = 1 << 0,
137 HNS_ROCE_SUPPORT_SQ_RECORD_DB = 1 << 1,
138 };
139
140 enum {
141 HNS_ROCE_SUPPORT_CQ_RECORD_DB = 1 << 0,
142 };
143
144 enum hns_roce_qp_state {
145 HNS_ROCE_QP_STATE_RST,
146 HNS_ROCE_QP_STATE_INIT,
147 HNS_ROCE_QP_STATE_RTR,
148 HNS_ROCE_QP_STATE_RTS,
149 HNS_ROCE_QP_STATE_SQD,
150 HNS_ROCE_QP_STATE_ERR,
151 HNS_ROCE_QP_NUM_STATE,
152 };
153
154 enum hns_roce_event {
155 HNS_ROCE_EVENT_TYPE_PATH_MIG = 0x01,
156 HNS_ROCE_EVENT_TYPE_PATH_MIG_FAILED = 0x02,
157 HNS_ROCE_EVENT_TYPE_COMM_EST = 0x03,
158 HNS_ROCE_EVENT_TYPE_SQ_DRAINED = 0x04,
159 HNS_ROCE_EVENT_TYPE_WQ_CATAS_ERROR = 0x05,
160 HNS_ROCE_EVENT_TYPE_INV_REQ_LOCAL_WQ_ERROR = 0x06,
161 HNS_ROCE_EVENT_TYPE_LOCAL_WQ_ACCESS_ERROR = 0x07,
162 HNS_ROCE_EVENT_TYPE_SRQ_LIMIT_REACH = 0x08,
163 HNS_ROCE_EVENT_TYPE_SRQ_LAST_WQE_REACH = 0x09,
164 HNS_ROCE_EVENT_TYPE_SRQ_CATAS_ERROR = 0x0a,
165 HNS_ROCE_EVENT_TYPE_CQ_ACCESS_ERROR = 0x0b,
166 HNS_ROCE_EVENT_TYPE_CQ_OVERFLOW = 0x0c,
167 HNS_ROCE_EVENT_TYPE_CQ_ID_INVALID = 0x0d,
168 HNS_ROCE_EVENT_TYPE_PORT_CHANGE = 0x0f,
169
170 HNS_ROCE_EVENT_TYPE_DB_OVERFLOW = 0x12,
171 HNS_ROCE_EVENT_TYPE_MB = 0x13,
172 HNS_ROCE_EVENT_TYPE_CEQ_OVERFLOW = 0x14,
173 HNS_ROCE_EVENT_TYPE_FLR = 0x15,
174 };
175
176
177 enum {
178 HNS_ROCE_LWQCE_QPC_ERROR = 1,
179 HNS_ROCE_LWQCE_MTU_ERROR = 2,
180 HNS_ROCE_LWQCE_WQE_BA_ADDR_ERROR = 3,
181 HNS_ROCE_LWQCE_WQE_ADDR_ERROR = 4,
182 HNS_ROCE_LWQCE_SQ_WQE_SHIFT_ERROR = 5,
183 HNS_ROCE_LWQCE_SL_ERROR = 6,
184 HNS_ROCE_LWQCE_PORT_ERROR = 7,
185 };
186
187
188 enum {
189 HNS_ROCE_LAVWQE_R_KEY_VIOLATION = 1,
190 HNS_ROCE_LAVWQE_LENGTH_ERROR = 2,
191 HNS_ROCE_LAVWQE_VA_ERROR = 3,
192 HNS_ROCE_LAVWQE_PD_ERROR = 4,
193 HNS_ROCE_LAVWQE_RW_ACC_ERROR = 5,
194 HNS_ROCE_LAVWQE_KEY_STATE_ERROR = 6,
195 HNS_ROCE_LAVWQE_MR_OPERATION_ERROR = 7,
196 };
197
198
199 enum {
200 HNS_ROCE_DB_SUBTYPE_SDB_OVF = 1,
201 HNS_ROCE_DB_SUBTYPE_SDB_ALM_OVF = 2,
202 HNS_ROCE_DB_SUBTYPE_ODB_OVF = 3,
203 HNS_ROCE_DB_SUBTYPE_ODB_ALM_OVF = 4,
204 HNS_ROCE_DB_SUBTYPE_SDB_ALM_EMP = 5,
205 HNS_ROCE_DB_SUBTYPE_ODB_ALM_EMP = 6,
206 };
207
208 enum {
209
210 HNS_ROCE_OPCODE_SEND_DATA_RECEIVE = 0x06,
211 HNS_ROCE_OPCODE_RDMA_WITH_IMM_RECEIVE = 0x07,
212 };
213
214 enum {
215 HNS_ROCE_CAP_FLAG_REREG_MR = BIT(0),
216 HNS_ROCE_CAP_FLAG_ROCE_V1_V2 = BIT(1),
217 HNS_ROCE_CAP_FLAG_RQ_INLINE = BIT(2),
218 HNS_ROCE_CAP_FLAG_RECORD_DB = BIT(3),
219 HNS_ROCE_CAP_FLAG_SQ_RECORD_DB = BIT(4),
220 HNS_ROCE_CAP_FLAG_SRQ = BIT(5),
221 HNS_ROCE_CAP_FLAG_MW = BIT(7),
222 HNS_ROCE_CAP_FLAG_FRMR = BIT(8),
223 HNS_ROCE_CAP_FLAG_QP_FLOW_CTRL = BIT(9),
224 HNS_ROCE_CAP_FLAG_ATOMIC = BIT(10),
225 };
226
227 enum hns_roce_mtt_type {
228 MTT_TYPE_WQE,
229 MTT_TYPE_CQE,
230 MTT_TYPE_SRQWQE,
231 MTT_TYPE_IDX
232 };
233
234 #define HNS_ROCE_DB_TYPE_COUNT 2
235 #define HNS_ROCE_DB_UNIT_SIZE 4
236
237 enum {
238 HNS_ROCE_DB_PER_PAGE = PAGE_SIZE / 4
239 };
240
241 enum hns_roce_reset_stage {
242 HNS_ROCE_STATE_NON_RST,
243 HNS_ROCE_STATE_RST_BEF_DOWN,
244 HNS_ROCE_STATE_RST_DOWN,
245 HNS_ROCE_STATE_RST_UNINIT,
246 HNS_ROCE_STATE_RST_INIT,
247 HNS_ROCE_STATE_RST_INITED,
248 };
249
250 enum hns_roce_instance_state {
251 HNS_ROCE_STATE_NON_INIT,
252 HNS_ROCE_STATE_INIT,
253 HNS_ROCE_STATE_INITED,
254 HNS_ROCE_STATE_UNINIT,
255 };
256
257 enum {
258 HNS_ROCE_RST_DIRECT_RETURN = 0,
259 };
260
261 enum {
262 CMD_RST_PRC_OTHERS,
263 CMD_RST_PRC_SUCCESS,
264 CMD_RST_PRC_EBUSY,
265 };
266
267 #define HNS_ROCE_CMD_SUCCESS 1
268
269 #define HNS_ROCE_PORT_DOWN 0
270 #define HNS_ROCE_PORT_UP 1
271
272 #define HNS_ROCE_MTT_ENTRY_PER_SEG 8
273
274 #define PAGE_ADDR_SHIFT 12
275
276 struct hns_roce_uar {
277 u64 pfn;
278 unsigned long index;
279 unsigned long logic_idx;
280 };
281
282 struct hns_roce_ucontext {
283 struct ib_ucontext ibucontext;
284 struct hns_roce_uar uar;
285 struct list_head page_list;
286 struct mutex page_mutex;
287 };
288
289 struct hns_roce_pd {
290 struct ib_pd ibpd;
291 unsigned long pdn;
292 };
293
294 struct hns_roce_bitmap {
295
296 unsigned long last;
297 unsigned long top;
298 unsigned long max;
299 unsigned long reserved_top;
300 unsigned long mask;
301 spinlock_t lock;
302 unsigned long *table;
303 };
304
305
306
307
308
309
310
311
312 struct hns_roce_buddy {
313
314 unsigned long **bits;
315
316 u32 *num_free;
317 int max_order;
318 spinlock_t lock;
319 };
320
321
322 struct hns_roce_hem_table {
323
324 u32 type;
325
326 unsigned long num_hem;
327
328 unsigned long num_obj;
329
330 unsigned long obj_size;
331 unsigned long table_chunk_size;
332 int lowmem;
333 struct mutex mutex;
334 struct hns_roce_hem **hem;
335 u64 **bt_l1;
336 dma_addr_t *bt_l1_dma_addr;
337 u64 **bt_l0;
338 dma_addr_t *bt_l0_dma_addr;
339 };
340
341 struct hns_roce_mtt {
342 unsigned long first_seg;
343 int order;
344 int page_shift;
345 enum hns_roce_mtt_type mtt_type;
346 };
347
348 struct hns_roce_buf_region {
349 int offset;
350 u32 count;
351 int hopnum;
352 };
353
354 #define HNS_ROCE_MAX_BT_REGION 3
355 #define HNS_ROCE_MAX_BT_LEVEL 3
356 struct hns_roce_hem_list {
357 struct list_head root_bt;
358
359 struct list_head mid_bt[HNS_ROCE_MAX_BT_REGION][HNS_ROCE_MAX_BT_LEVEL];
360 struct list_head btm_bt;
361 dma_addr_t root_ba;
362 int bt_pg_shift;
363 };
364
365
366 struct hns_roce_mtr {
367 struct hns_roce_hem_list hem_list;
368 int buf_pg_shift;
369 };
370
371 struct hns_roce_mw {
372 struct ib_mw ibmw;
373 u32 pdn;
374 u32 rkey;
375 int enabled;
376 u32 pbl_hop_num;
377 u32 pbl_ba_pg_sz;
378 u32 pbl_buf_pg_sz;
379 };
380
381
382 #define MR_SIZE_4K 0
383
384 struct hns_roce_mr {
385 struct ib_mr ibmr;
386 struct ib_umem *umem;
387 u64 iova;
388 u64 size;
389 u32 key;
390 u32 pd;
391 u32 access;
392 u32 npages;
393 int enabled;
394 int type;
395 u64 *pbl_buf;
396 dma_addr_t pbl_dma_addr;
397 u32 pbl_size;
398 u64 pbl_ba;
399 u32 l0_chunk_last_num;
400 u32 l1_chunk_last_num;
401 u64 **pbl_bt_l2;
402 u64 **pbl_bt_l1;
403 u64 *pbl_bt_l0;
404 dma_addr_t *pbl_l2_dma_addr;
405 dma_addr_t *pbl_l1_dma_addr;
406 dma_addr_t pbl_l0_dma_addr;
407 u32 pbl_ba_pg_sz;
408 u32 pbl_buf_pg_sz;
409 u32 pbl_hop_num;
410 };
411
412 struct hns_roce_mr_table {
413 struct hns_roce_bitmap mtpt_bitmap;
414 struct hns_roce_buddy mtt_buddy;
415 struct hns_roce_hem_table mtt_table;
416 struct hns_roce_hem_table mtpt_table;
417 struct hns_roce_buddy mtt_cqe_buddy;
418 struct hns_roce_hem_table mtt_cqe_table;
419 struct hns_roce_buddy mtt_srqwqe_buddy;
420 struct hns_roce_hem_table mtt_srqwqe_table;
421 struct hns_roce_buddy mtt_idx_buddy;
422 struct hns_roce_hem_table mtt_idx_table;
423 };
424
425 struct hns_roce_wq {
426 u64 *wrid;
427 spinlock_t lock;
428 u32 wqe_cnt;
429 u32 max_post;
430 int max_gs;
431 int offset;
432 int wqe_shift;
433 u32 head;
434 u32 tail;
435 void __iomem *db_reg_l;
436 };
437
438 struct hns_roce_sge {
439 int sge_cnt;
440 int offset;
441 int sge_shift;
442 };
443
444 struct hns_roce_buf_list {
445 void *buf;
446 dma_addr_t map;
447 };
448
449 struct hns_roce_buf {
450 struct hns_roce_buf_list direct;
451 struct hns_roce_buf_list *page_list;
452 int nbufs;
453 u32 npages;
454 int page_shift;
455 };
456
457 struct hns_roce_db_pgdir {
458 struct list_head list;
459 DECLARE_BITMAP(order0, HNS_ROCE_DB_PER_PAGE);
460 DECLARE_BITMAP(order1, HNS_ROCE_DB_PER_PAGE / HNS_ROCE_DB_TYPE_COUNT);
461 unsigned long *bits[HNS_ROCE_DB_TYPE_COUNT];
462 u32 *page;
463 dma_addr_t db_dma;
464 };
465
466 struct hns_roce_user_db_page {
467 struct list_head list;
468 struct ib_umem *umem;
469 unsigned long user_virt;
470 refcount_t refcount;
471 };
472
473 struct hns_roce_db {
474 u32 *db_record;
475 union {
476 struct hns_roce_db_pgdir *pgdir;
477 struct hns_roce_user_db_page *user_page;
478 } u;
479 dma_addr_t dma;
480 void *virt_addr;
481 int index;
482 int order;
483 };
484
485 struct hns_roce_cq_buf {
486 struct hns_roce_buf hr_buf;
487 struct hns_roce_mtt hr_mtt;
488 };
489
490 struct hns_roce_cq {
491 struct ib_cq ib_cq;
492 struct hns_roce_cq_buf hr_buf;
493 struct hns_roce_db db;
494 u8 db_en;
495 spinlock_t lock;
496 struct ib_umem *umem;
497 void (*comp)(struct hns_roce_cq *cq);
498 void (*event)(struct hns_roce_cq *cq, enum hns_roce_event event_type);
499
500 struct hns_roce_uar *uar;
501 u32 cq_depth;
502 u32 cons_index;
503 u32 *set_ci_db;
504 void __iomem *cq_db_l;
505 u16 *tptr_addr;
506 int arm_sn;
507 unsigned long cqn;
508 u32 vector;
509 atomic_t refcount;
510 struct completion free;
511 };
512
513 struct hns_roce_idx_que {
514 struct hns_roce_buf idx_buf;
515 int entry_sz;
516 u32 buf_size;
517 struct ib_umem *umem;
518 struct hns_roce_mtt mtt;
519 unsigned long *bitmap;
520 };
521
522 struct hns_roce_srq {
523 struct ib_srq ibsrq;
524 void (*event)(struct hns_roce_srq *srq, enum hns_roce_event event);
525 unsigned long srqn;
526 int max;
527 int max_gs;
528 int wqe_shift;
529 void __iomem *db_reg_l;
530
531 atomic_t refcount;
532 struct completion free;
533
534 struct hns_roce_buf buf;
535 u64 *wrid;
536 struct ib_umem *umem;
537 struct hns_roce_mtt mtt;
538 struct hns_roce_idx_que idx_que;
539 spinlock_t lock;
540 int head;
541 int tail;
542 u16 wqe_ctr;
543 struct mutex mutex;
544 };
545
546 struct hns_roce_uar_table {
547 struct hns_roce_bitmap bitmap;
548 };
549
550 struct hns_roce_qp_table {
551 struct hns_roce_bitmap bitmap;
552 struct hns_roce_hem_table qp_table;
553 struct hns_roce_hem_table irrl_table;
554 struct hns_roce_hem_table trrl_table;
555 struct hns_roce_hem_table sccc_table;
556 struct mutex scc_mutex;
557 };
558
559 struct hns_roce_cq_table {
560 struct hns_roce_bitmap bitmap;
561 struct xarray array;
562 struct hns_roce_hem_table table;
563 };
564
565 struct hns_roce_srq_table {
566 struct hns_roce_bitmap bitmap;
567 struct xarray xa;
568 struct hns_roce_hem_table table;
569 };
570
571 struct hns_roce_raq_table {
572 struct hns_roce_buf_list *e_raq_buf;
573 };
574
575 struct hns_roce_av {
576 u8 port;
577 u8 gid_index;
578 u8 stat_rate;
579 u8 hop_limit;
580 u32 flowlabel;
581 u8 sl;
582 u8 tclass;
583 u8 dgid[HNS_ROCE_GID_SIZE];
584 u8 mac[ETH_ALEN];
585 u16 vlan;
586 bool vlan_en;
587 };
588
589 struct hns_roce_ah {
590 struct ib_ah ibah;
591 struct hns_roce_av av;
592 };
593
594 struct hns_roce_cmd_context {
595 struct completion done;
596 int result;
597 int next;
598 u64 out_param;
599 u16 token;
600 };
601
602 struct hns_roce_cmdq {
603 struct dma_pool *pool;
604 struct mutex hcr_mutex;
605 struct semaphore poll_sem;
606
607
608
609
610 struct semaphore event_sem;
611 int max_cmds;
612 spinlock_t context_lock;
613 int free_head;
614 struct hns_roce_cmd_context *context;
615
616
617
618
619 u16 token_mask;
620
621
622
623
624
625
626 u8 use_events;
627 };
628
629 struct hns_roce_cmd_mailbox {
630 void *buf;
631 dma_addr_t dma;
632 };
633
634 struct hns_roce_dev;
635
636 struct hns_roce_rinl_sge {
637 void *addr;
638 u32 len;
639 };
640
641 struct hns_roce_rinl_wqe {
642 struct hns_roce_rinl_sge *sg_list;
643 u32 sge_cnt;
644 };
645
646 struct hns_roce_rinl_buf {
647 struct hns_roce_rinl_wqe *wqe_list;
648 u32 wqe_cnt;
649 };
650
651 struct hns_roce_qp {
652 struct ib_qp ibqp;
653 struct hns_roce_buf hr_buf;
654 struct hns_roce_wq rq;
655 struct hns_roce_db rdb;
656 struct hns_roce_db sdb;
657 u8 rdb_en;
658 u8 sdb_en;
659 u32 doorbell_qpn;
660 u32 sq_signal_bits;
661 struct hns_roce_wq sq;
662
663 struct ib_umem *umem;
664 struct hns_roce_mtt mtt;
665 struct hns_roce_mtr mtr;
666
667
668 #define HNS_ROCE_WQE_REGION_MAX 3
669 struct hns_roce_buf_region regions[HNS_ROCE_WQE_REGION_MAX];
670 int region_cnt;
671 int wqe_bt_pg_shift;
672
673 u32 buff_size;
674 struct mutex mutex;
675 u8 port;
676 u8 phy_port;
677 u8 sl;
678 u8 resp_depth;
679 u8 state;
680 u32 access_flags;
681 u32 atomic_rd_en;
682 u32 pkey_index;
683 u32 qkey;
684 void (*event)(struct hns_roce_qp *qp,
685 enum hns_roce_event event_type);
686 unsigned long qpn;
687
688 atomic_t refcount;
689 struct completion free;
690
691 struct hns_roce_sge sge;
692 u32 next_sge;
693
694 struct hns_roce_rinl_buf rq_inl_buf;
695 };
696
697 struct hns_roce_sqp {
698 struct hns_roce_qp hr_qp;
699 };
700
701 struct hns_roce_ib_iboe {
702 spinlock_t lock;
703 struct net_device *netdevs[HNS_ROCE_MAX_PORTS];
704 struct notifier_block nb;
705 u8 phy_port[HNS_ROCE_MAX_PORTS];
706 };
707
708 enum {
709 HNS_ROCE_EQ_STAT_INVALID = 0,
710 HNS_ROCE_EQ_STAT_VALID = 2,
711 };
712
713 struct hns_roce_ceqe {
714 __le32 comp;
715 };
716
717 struct hns_roce_aeqe {
718 __le32 asyn;
719 union {
720 struct {
721 __le32 qp;
722 u32 rsv0;
723 u32 rsv1;
724 } qp_event;
725
726 struct {
727 __le32 srq;
728 u32 rsv0;
729 u32 rsv1;
730 } srq_event;
731
732 struct {
733 __le32 cq;
734 u32 rsv0;
735 u32 rsv1;
736 } cq_event;
737
738 struct {
739 __le32 ceqe;
740 u32 rsv0;
741 u32 rsv1;
742 } ce_event;
743
744 struct {
745 __le64 out_param;
746 __le16 token;
747 u8 status;
748 u8 rsv0;
749 } __packed cmd;
750 } event;
751 };
752
753 struct hns_roce_eq {
754 struct hns_roce_dev *hr_dev;
755 void __iomem *doorbell;
756
757 int type_flag;
758 int eqn;
759 u32 entries;
760 int log_entries;
761 int eqe_size;
762 int irq;
763 int log_page_size;
764 int cons_index;
765 struct hns_roce_buf_list *buf_list;
766 int over_ignore;
767 int coalesce;
768 int arm_st;
769 u64 eqe_ba;
770 int eqe_ba_pg_sz;
771 int eqe_buf_pg_sz;
772 int hop_num;
773 u64 *bt_l0;
774 u64 **bt_l1;
775 u64 **buf;
776 dma_addr_t l0_dma;
777 dma_addr_t *l1_dma;
778 dma_addr_t *buf_dma;
779 u32 l0_last_num;
780 u32 l1_last_num;
781 int eq_max_cnt;
782 int eq_period;
783 int shift;
784 dma_addr_t cur_eqe_ba;
785 dma_addr_t nxt_eqe_ba;
786 int event_type;
787 int sub_type;
788 };
789
790 struct hns_roce_eq_table {
791 struct hns_roce_eq *eq;
792 void __iomem **eqc_base;
793 };
794
795 struct hns_roce_caps {
796 u64 fw_ver;
797 u8 num_ports;
798 int gid_table_len[HNS_ROCE_MAX_PORTS];
799 int pkey_table_len[HNS_ROCE_MAX_PORTS];
800 int local_ca_ack_delay;
801 int num_uars;
802 u32 phy_num_uars;
803 u32 max_sq_sg;
804 u32 max_sq_inline;
805 u32 max_rq_sg;
806 u32 max_extend_sg;
807 int num_qps;
808 int reserved_qps;
809 int num_qpc_timer;
810 int num_cqc_timer;
811 u32 max_srq_sg;
812 int num_srqs;
813 u32 max_wqes;
814 u32 max_srqs;
815 u32 max_srq_wrs;
816 u32 max_srq_sges;
817 u32 max_sq_desc_sz;
818 u32 max_rq_desc_sz;
819 u32 max_srq_desc_sz;
820 int max_qp_init_rdma;
821 int max_qp_dest_rdma;
822 int num_cqs;
823 int max_cqes;
824 int min_cqes;
825 u32 min_wqes;
826 int reserved_cqs;
827 int reserved_srqs;
828 u32 max_srqwqes;
829 int num_aeq_vectors;
830 int num_comp_vectors;
831 int num_other_vectors;
832 int num_mtpts;
833 u32 num_mtt_segs;
834 u32 num_cqe_segs;
835 u32 num_srqwqe_segs;
836 u32 num_idx_segs;
837 int reserved_mrws;
838 int reserved_uars;
839 int num_pds;
840 int reserved_pds;
841 u32 mtt_entry_sz;
842 u32 cq_entry_sz;
843 u32 page_size_cap;
844 u32 reserved_lkey;
845 int mtpt_entry_sz;
846 int qpc_entry_sz;
847 int irrl_entry_sz;
848 int trrl_entry_sz;
849 int cqc_entry_sz;
850 int sccc_entry_sz;
851 int qpc_timer_entry_sz;
852 int cqc_timer_entry_sz;
853 int srqc_entry_sz;
854 int idx_entry_sz;
855 u32 pbl_ba_pg_sz;
856 u32 pbl_buf_pg_sz;
857 u32 pbl_hop_num;
858 int aeqe_depth;
859 int ceqe_depth;
860 enum ib_mtu max_mtu;
861 u32 qpc_bt_num;
862 u32 qpc_timer_bt_num;
863 u32 srqc_bt_num;
864 u32 cqc_bt_num;
865 u32 cqc_timer_bt_num;
866 u32 mpt_bt_num;
867 u32 sccc_bt_num;
868 u32 qpc_ba_pg_sz;
869 u32 qpc_buf_pg_sz;
870 u32 qpc_hop_num;
871 u32 srqc_ba_pg_sz;
872 u32 srqc_buf_pg_sz;
873 u32 srqc_hop_num;
874 u32 cqc_ba_pg_sz;
875 u32 cqc_buf_pg_sz;
876 u32 cqc_hop_num;
877 u32 mpt_ba_pg_sz;
878 u32 mpt_buf_pg_sz;
879 u32 mpt_hop_num;
880 u32 mtt_ba_pg_sz;
881 u32 mtt_buf_pg_sz;
882 u32 mtt_hop_num;
883 u32 wqe_sq_hop_num;
884 u32 wqe_sge_hop_num;
885 u32 wqe_rq_hop_num;
886 u32 sccc_ba_pg_sz;
887 u32 sccc_buf_pg_sz;
888 u32 sccc_hop_num;
889 u32 qpc_timer_ba_pg_sz;
890 u32 qpc_timer_buf_pg_sz;
891 u32 qpc_timer_hop_num;
892 u32 cqc_timer_ba_pg_sz;
893 u32 cqc_timer_buf_pg_sz;
894 u32 cqc_timer_hop_num;
895 u32 cqe_ba_pg_sz;
896 u32 cqe_buf_pg_sz;
897 u32 cqe_hop_num;
898 u32 srqwqe_ba_pg_sz;
899 u32 srqwqe_buf_pg_sz;
900 u32 srqwqe_hop_num;
901 u32 idx_ba_pg_sz;
902 u32 idx_buf_pg_sz;
903 u32 idx_hop_num;
904 u32 eqe_ba_pg_sz;
905 u32 eqe_buf_pg_sz;
906 u32 eqe_hop_num;
907 u32 sl_num;
908 u32 tsq_buf_pg_sz;
909 u32 tpq_buf_pg_sz;
910 u32 chunk_sz;
911 u64 flags;
912 };
913
914 struct hns_roce_work {
915 struct hns_roce_dev *hr_dev;
916 struct work_struct work;
917 u32 qpn;
918 u32 cqn;
919 int event_type;
920 int sub_type;
921 };
922
923 struct hns_roce_dfx_hw {
924 int (*query_cqc_info)(struct hns_roce_dev *hr_dev, u32 cqn,
925 int *buffer);
926 };
927
928 struct hns_roce_hw {
929 int (*reset)(struct hns_roce_dev *hr_dev, bool enable);
930 int (*cmq_init)(struct hns_roce_dev *hr_dev);
931 void (*cmq_exit)(struct hns_roce_dev *hr_dev);
932 int (*hw_profile)(struct hns_roce_dev *hr_dev);
933 int (*hw_init)(struct hns_roce_dev *hr_dev);
934 void (*hw_exit)(struct hns_roce_dev *hr_dev);
935 int (*post_mbox)(struct hns_roce_dev *hr_dev, u64 in_param,
936 u64 out_param, u32 in_modifier, u8 op_modifier, u16 op,
937 u16 token, int event);
938 int (*chk_mbox)(struct hns_roce_dev *hr_dev, unsigned long timeout);
939 int (*rst_prc_mbox)(struct hns_roce_dev *hr_dev);
940 int (*set_gid)(struct hns_roce_dev *hr_dev, u8 port, int gid_index,
941 const union ib_gid *gid, const struct ib_gid_attr *attr);
942 int (*set_mac)(struct hns_roce_dev *hr_dev, u8 phy_port, u8 *addr);
943 void (*set_mtu)(struct hns_roce_dev *hr_dev, u8 phy_port,
944 enum ib_mtu mtu);
945 int (*write_mtpt)(void *mb_buf, struct hns_roce_mr *mr,
946 unsigned long mtpt_idx);
947 int (*rereg_write_mtpt)(struct hns_roce_dev *hr_dev,
948 struct hns_roce_mr *mr, int flags, u32 pdn,
949 int mr_access_flags, u64 iova, u64 size,
950 void *mb_buf);
951 int (*frmr_write_mtpt)(void *mb_buf, struct hns_roce_mr *mr);
952 int (*mw_write_mtpt)(void *mb_buf, struct hns_roce_mw *mw);
953 void (*write_cqc)(struct hns_roce_dev *hr_dev,
954 struct hns_roce_cq *hr_cq, void *mb_buf, u64 *mtts,
955 dma_addr_t dma_handle, int nent, u32 vector);
956 int (*set_hem)(struct hns_roce_dev *hr_dev,
957 struct hns_roce_hem_table *table, int obj, int step_idx);
958 int (*clear_hem)(struct hns_roce_dev *hr_dev,
959 struct hns_roce_hem_table *table, int obj,
960 int step_idx);
961 int (*query_qp)(struct ib_qp *ibqp, struct ib_qp_attr *qp_attr,
962 int qp_attr_mask, struct ib_qp_init_attr *qp_init_attr);
963 int (*modify_qp)(struct ib_qp *ibqp, const struct ib_qp_attr *attr,
964 int attr_mask, enum ib_qp_state cur_state,
965 enum ib_qp_state new_state);
966 int (*destroy_qp)(struct ib_qp *ibqp, struct ib_udata *udata);
967 int (*qp_flow_control_init)(struct hns_roce_dev *hr_dev,
968 struct hns_roce_qp *hr_qp);
969 int (*post_send)(struct ib_qp *ibqp, const struct ib_send_wr *wr,
970 const struct ib_send_wr **bad_wr);
971 int (*post_recv)(struct ib_qp *qp, const struct ib_recv_wr *recv_wr,
972 const struct ib_recv_wr **bad_recv_wr);
973 int (*req_notify_cq)(struct ib_cq *ibcq, enum ib_cq_notify_flags flags);
974 int (*poll_cq)(struct ib_cq *ibcq, int num_entries, struct ib_wc *wc);
975 int (*dereg_mr)(struct hns_roce_dev *hr_dev, struct hns_roce_mr *mr,
976 struct ib_udata *udata);
977 void (*destroy_cq)(struct ib_cq *ibcq, struct ib_udata *udata);
978 int (*modify_cq)(struct ib_cq *cq, u16 cq_count, u16 cq_period);
979 int (*init_eq)(struct hns_roce_dev *hr_dev);
980 void (*cleanup_eq)(struct hns_roce_dev *hr_dev);
981 void (*write_srqc)(struct hns_roce_dev *hr_dev,
982 struct hns_roce_srq *srq, u32 pdn, u16 xrcd, u32 cqn,
983 void *mb_buf, u64 *mtts_wqe, u64 *mtts_idx,
984 dma_addr_t dma_handle_wqe,
985 dma_addr_t dma_handle_idx);
986 int (*modify_srq)(struct ib_srq *ibsrq, struct ib_srq_attr *srq_attr,
987 enum ib_srq_attr_mask srq_attr_mask,
988 struct ib_udata *udata);
989 int (*query_srq)(struct ib_srq *ibsrq, struct ib_srq_attr *attr);
990 int (*post_srq_recv)(struct ib_srq *ibsrq, const struct ib_recv_wr *wr,
991 const struct ib_recv_wr **bad_wr);
992 const struct ib_device_ops *hns_roce_dev_ops;
993 const struct ib_device_ops *hns_roce_dev_srq_ops;
994 };
995
996 struct hns_roce_dev {
997 struct ib_device ib_dev;
998 struct platform_device *pdev;
999 struct pci_dev *pci_dev;
1000 struct device *dev;
1001 struct hns_roce_uar priv_uar;
1002 const char *irq_names[HNS_ROCE_MAX_IRQ_NUM];
1003 spinlock_t sm_lock;
1004 spinlock_t bt_cmd_lock;
1005 bool active;
1006 bool is_reset;
1007 bool dis_db;
1008 unsigned long reset_cnt;
1009 struct hns_roce_ib_iboe iboe;
1010
1011 struct list_head pgdir_list;
1012 struct mutex pgdir_mutex;
1013 int irq[HNS_ROCE_MAX_IRQ_NUM];
1014 u8 __iomem *reg_base;
1015 struct hns_roce_caps caps;
1016 struct xarray qp_table_xa;
1017
1018 unsigned char dev_addr[HNS_ROCE_MAX_PORTS][ETH_ALEN];
1019 u64 sys_image_guid;
1020 u32 vendor_id;
1021 u32 vendor_part_id;
1022 u32 hw_rev;
1023 void __iomem *priv_addr;
1024
1025 struct hns_roce_cmdq cmd;
1026 struct hns_roce_bitmap pd_bitmap;
1027 struct hns_roce_uar_table uar_table;
1028 struct hns_roce_mr_table mr_table;
1029 struct hns_roce_cq_table cq_table;
1030 struct hns_roce_srq_table srq_table;
1031 struct hns_roce_qp_table qp_table;
1032 struct hns_roce_eq_table eq_table;
1033 struct hns_roce_hem_table qpc_timer_table;
1034 struct hns_roce_hem_table cqc_timer_table;
1035
1036 int cmd_mod;
1037 int loop_idc;
1038 u32 sdb_offset;
1039 u32 odb_offset;
1040 dma_addr_t tptr_dma_addr;
1041 u32 tptr_size;
1042 const struct hns_roce_hw *hw;
1043 void *priv;
1044 struct workqueue_struct *irq_workq;
1045 const struct hns_roce_dfx_hw *dfx;
1046 };
1047
1048 static inline struct hns_roce_dev *to_hr_dev(struct ib_device *ib_dev)
1049 {
1050 return container_of(ib_dev, struct hns_roce_dev, ib_dev);
1051 }
1052
1053 static inline struct hns_roce_ucontext
1054 *to_hr_ucontext(struct ib_ucontext *ibucontext)
1055 {
1056 return container_of(ibucontext, struct hns_roce_ucontext, ibucontext);
1057 }
1058
1059 static inline struct hns_roce_pd *to_hr_pd(struct ib_pd *ibpd)
1060 {
1061 return container_of(ibpd, struct hns_roce_pd, ibpd);
1062 }
1063
1064 static inline struct hns_roce_ah *to_hr_ah(struct ib_ah *ibah)
1065 {
1066 return container_of(ibah, struct hns_roce_ah, ibah);
1067 }
1068
1069 static inline struct hns_roce_mr *to_hr_mr(struct ib_mr *ibmr)
1070 {
1071 return container_of(ibmr, struct hns_roce_mr, ibmr);
1072 }
1073
1074 static inline struct hns_roce_mw *to_hr_mw(struct ib_mw *ibmw)
1075 {
1076 return container_of(ibmw, struct hns_roce_mw, ibmw);
1077 }
1078
1079 static inline struct hns_roce_qp *to_hr_qp(struct ib_qp *ibqp)
1080 {
1081 return container_of(ibqp, struct hns_roce_qp, ibqp);
1082 }
1083
1084 static inline struct hns_roce_cq *to_hr_cq(struct ib_cq *ib_cq)
1085 {
1086 return container_of(ib_cq, struct hns_roce_cq, ib_cq);
1087 }
1088
1089 static inline struct hns_roce_srq *to_hr_srq(struct ib_srq *ibsrq)
1090 {
1091 return container_of(ibsrq, struct hns_roce_srq, ibsrq);
1092 }
1093
1094 static inline struct hns_roce_sqp *hr_to_hr_sqp(struct hns_roce_qp *hr_qp)
1095 {
1096 return container_of(hr_qp, struct hns_roce_sqp, hr_qp);
1097 }
1098
1099 static inline void hns_roce_write64_k(__le32 val[2], void __iomem *dest)
1100 {
1101 __raw_writeq(*(u64 *) val, dest);
1102 }
1103
1104 static inline struct hns_roce_qp
1105 *__hns_roce_qp_lookup(struct hns_roce_dev *hr_dev, u32 qpn)
1106 {
1107 return xa_load(&hr_dev->qp_table_xa, qpn & (hr_dev->caps.num_qps - 1));
1108 }
1109
1110 static inline void *hns_roce_buf_offset(struct hns_roce_buf *buf, int offset)
1111 {
1112 u32 page_size = 1 << buf->page_shift;
1113
1114 if (buf->nbufs == 1)
1115 return (char *)(buf->direct.buf) + offset;
1116 else
1117 return (char *)(buf->page_list[offset >> buf->page_shift].buf) +
1118 (offset & (page_size - 1));
1119 }
1120
1121 int hns_roce_init_uar_table(struct hns_roce_dev *dev);
1122 int hns_roce_uar_alloc(struct hns_roce_dev *dev, struct hns_roce_uar *uar);
1123 void hns_roce_uar_free(struct hns_roce_dev *dev, struct hns_roce_uar *uar);
1124 void hns_roce_cleanup_uar_table(struct hns_roce_dev *dev);
1125
1126 int hns_roce_cmd_init(struct hns_roce_dev *hr_dev);
1127 void hns_roce_cmd_cleanup(struct hns_roce_dev *hr_dev);
1128 void hns_roce_cmd_event(struct hns_roce_dev *hr_dev, u16 token, u8 status,
1129 u64 out_param);
1130 int hns_roce_cmd_use_events(struct hns_roce_dev *hr_dev);
1131 void hns_roce_cmd_use_polling(struct hns_roce_dev *hr_dev);
1132
1133 int hns_roce_mtt_init(struct hns_roce_dev *hr_dev, int npages, int page_shift,
1134 struct hns_roce_mtt *mtt);
1135 void hns_roce_mtt_cleanup(struct hns_roce_dev *hr_dev,
1136 struct hns_roce_mtt *mtt);
1137 int hns_roce_buf_write_mtt(struct hns_roce_dev *hr_dev,
1138 struct hns_roce_mtt *mtt, struct hns_roce_buf *buf);
1139
1140 void hns_roce_mtr_init(struct hns_roce_mtr *mtr, int bt_pg_shift,
1141 int buf_pg_shift);
1142 int hns_roce_mtr_attach(struct hns_roce_dev *hr_dev, struct hns_roce_mtr *mtr,
1143 dma_addr_t **bufs, struct hns_roce_buf_region *regions,
1144 int region_cnt);
1145 void hns_roce_mtr_cleanup(struct hns_roce_dev *hr_dev,
1146 struct hns_roce_mtr *mtr);
1147
1148
1149 #define MTT_MIN_COUNT 2
1150 int hns_roce_mtr_find(struct hns_roce_dev *hr_dev, struct hns_roce_mtr *mtr,
1151 int offset, u64 *mtt_buf, int mtt_max, u64 *base_addr);
1152
1153 int hns_roce_init_pd_table(struct hns_roce_dev *hr_dev);
1154 int hns_roce_init_mr_table(struct hns_roce_dev *hr_dev);
1155 int hns_roce_init_eq_table(struct hns_roce_dev *hr_dev);
1156 int hns_roce_init_cq_table(struct hns_roce_dev *hr_dev);
1157 int hns_roce_init_qp_table(struct hns_roce_dev *hr_dev);
1158 int hns_roce_init_srq_table(struct hns_roce_dev *hr_dev);
1159
1160 void hns_roce_cleanup_pd_table(struct hns_roce_dev *hr_dev);
1161 void hns_roce_cleanup_mr_table(struct hns_roce_dev *hr_dev);
1162 void hns_roce_cleanup_eq_table(struct hns_roce_dev *hr_dev);
1163 void hns_roce_cleanup_cq_table(struct hns_roce_dev *hr_dev);
1164 void hns_roce_cleanup_qp_table(struct hns_roce_dev *hr_dev);
1165 void hns_roce_cleanup_srq_table(struct hns_roce_dev *hr_dev);
1166
1167 int hns_roce_bitmap_alloc(struct hns_roce_bitmap *bitmap, unsigned long *obj);
1168 void hns_roce_bitmap_free(struct hns_roce_bitmap *bitmap, unsigned long obj,
1169 int rr);
1170 int hns_roce_bitmap_init(struct hns_roce_bitmap *bitmap, u32 num, u32 mask,
1171 u32 reserved_bot, u32 resetrved_top);
1172 void hns_roce_bitmap_cleanup(struct hns_roce_bitmap *bitmap);
1173 void hns_roce_cleanup_bitmap(struct hns_roce_dev *hr_dev);
1174 int hns_roce_bitmap_alloc_range(struct hns_roce_bitmap *bitmap, int cnt,
1175 int align, unsigned long *obj);
1176 void hns_roce_bitmap_free_range(struct hns_roce_bitmap *bitmap,
1177 unsigned long obj, int cnt,
1178 int rr);
1179
1180 int hns_roce_create_ah(struct ib_ah *ah, struct rdma_ah_attr *ah_attr,
1181 u32 flags, struct ib_udata *udata);
1182 int hns_roce_query_ah(struct ib_ah *ibah, struct rdma_ah_attr *ah_attr);
1183 void hns_roce_destroy_ah(struct ib_ah *ah, u32 flags);
1184
1185 int hns_roce_alloc_pd(struct ib_pd *pd, struct ib_udata *udata);
1186 void hns_roce_dealloc_pd(struct ib_pd *pd, struct ib_udata *udata);
1187
1188 struct ib_mr *hns_roce_get_dma_mr(struct ib_pd *pd, int acc);
1189 struct ib_mr *hns_roce_reg_user_mr(struct ib_pd *pd, u64 start, u64 length,
1190 u64 virt_addr, int access_flags,
1191 struct ib_udata *udata);
1192 int hns_roce_rereg_user_mr(struct ib_mr *mr, int flags, u64 start, u64 length,
1193 u64 virt_addr, int mr_access_flags, struct ib_pd *pd,
1194 struct ib_udata *udata);
1195 struct ib_mr *hns_roce_alloc_mr(struct ib_pd *pd, enum ib_mr_type mr_type,
1196 u32 max_num_sg, struct ib_udata *udata);
1197 int hns_roce_map_mr_sg(struct ib_mr *ibmr, struct scatterlist *sg, int sg_nents,
1198 unsigned int *sg_offset);
1199 int hns_roce_dereg_mr(struct ib_mr *ibmr, struct ib_udata *udata);
1200 int hns_roce_hw2sw_mpt(struct hns_roce_dev *hr_dev,
1201 struct hns_roce_cmd_mailbox *mailbox,
1202 unsigned long mpt_index);
1203 unsigned long key_to_hw_index(u32 key);
1204
1205 struct ib_mw *hns_roce_alloc_mw(struct ib_pd *pd, enum ib_mw_type,
1206 struct ib_udata *udata);
1207 int hns_roce_dealloc_mw(struct ib_mw *ibmw);
1208
1209 void hns_roce_buf_free(struct hns_roce_dev *hr_dev, u32 size,
1210 struct hns_roce_buf *buf);
1211 int hns_roce_buf_alloc(struct hns_roce_dev *hr_dev, u32 size, u32 max_direct,
1212 struct hns_roce_buf *buf, u32 page_shift);
1213
1214 int hns_roce_ib_umem_write_mtt(struct hns_roce_dev *hr_dev,
1215 struct hns_roce_mtt *mtt, struct ib_umem *umem);
1216
1217 void hns_roce_init_buf_region(struct hns_roce_buf_region *region, int hopnum,
1218 int offset, int buf_cnt);
1219 int hns_roce_alloc_buf_list(struct hns_roce_buf_region *regions,
1220 dma_addr_t **bufs, int count);
1221 void hns_roce_free_buf_list(dma_addr_t **bufs, int count);
1222
1223 int hns_roce_get_kmem_bufs(struct hns_roce_dev *hr_dev, dma_addr_t *bufs,
1224 int buf_cnt, int start, struct hns_roce_buf *buf);
1225 int hns_roce_get_umem_bufs(struct hns_roce_dev *hr_dev, dma_addr_t *bufs,
1226 int buf_cnt, int start, struct ib_umem *umem,
1227 int page_shift);
1228
1229 int hns_roce_create_srq(struct ib_srq *srq,
1230 struct ib_srq_init_attr *srq_init_attr,
1231 struct ib_udata *udata);
1232 int hns_roce_modify_srq(struct ib_srq *ibsrq, struct ib_srq_attr *srq_attr,
1233 enum ib_srq_attr_mask srq_attr_mask,
1234 struct ib_udata *udata);
1235 void hns_roce_destroy_srq(struct ib_srq *ibsrq, struct ib_udata *udata);
1236
1237 struct ib_qp *hns_roce_create_qp(struct ib_pd *ib_pd,
1238 struct ib_qp_init_attr *init_attr,
1239 struct ib_udata *udata);
1240 int hns_roce_modify_qp(struct ib_qp *ibqp, struct ib_qp_attr *attr,
1241 int attr_mask, struct ib_udata *udata);
1242 void *get_recv_wqe(struct hns_roce_qp *hr_qp, int n);
1243 void *get_send_wqe(struct hns_roce_qp *hr_qp, int n);
1244 void *get_send_extend_sge(struct hns_roce_qp *hr_qp, int n);
1245 bool hns_roce_wq_overflow(struct hns_roce_wq *hr_wq, int nreq,
1246 struct ib_cq *ib_cq);
1247 enum hns_roce_qp_state to_hns_roce_state(enum ib_qp_state state);
1248 void hns_roce_lock_cqs(struct hns_roce_cq *send_cq,
1249 struct hns_roce_cq *recv_cq);
1250 void hns_roce_unlock_cqs(struct hns_roce_cq *send_cq,
1251 struct hns_roce_cq *recv_cq);
1252 void hns_roce_qp_remove(struct hns_roce_dev *hr_dev, struct hns_roce_qp *hr_qp);
1253 void hns_roce_qp_free(struct hns_roce_dev *hr_dev, struct hns_roce_qp *hr_qp);
1254 void hns_roce_release_range_qp(struct hns_roce_dev *hr_dev, int base_qpn,
1255 int cnt);
1256 __be32 send_ieth(const struct ib_send_wr *wr);
1257 int to_hr_qp_type(int qp_type);
1258
1259 int hns_roce_ib_create_cq(struct ib_cq *ib_cq,
1260 const struct ib_cq_init_attr *attr,
1261 struct ib_udata *udata);
1262
1263 void hns_roce_ib_destroy_cq(struct ib_cq *ib_cq, struct ib_udata *udata);
1264 void hns_roce_free_cq(struct hns_roce_dev *hr_dev, struct hns_roce_cq *hr_cq);
1265
1266 int hns_roce_db_map_user(struct hns_roce_ucontext *context,
1267 struct ib_udata *udata, unsigned long virt,
1268 struct hns_roce_db *db);
1269 void hns_roce_db_unmap_user(struct hns_roce_ucontext *context,
1270 struct hns_roce_db *db);
1271 int hns_roce_alloc_db(struct hns_roce_dev *hr_dev, struct hns_roce_db *db,
1272 int order);
1273 void hns_roce_free_db(struct hns_roce_dev *hr_dev, struct hns_roce_db *db);
1274
1275 void hns_roce_cq_completion(struct hns_roce_dev *hr_dev, u32 cqn);
1276 void hns_roce_cq_event(struct hns_roce_dev *hr_dev, u32 cqn, int event_type);
1277 void hns_roce_qp_event(struct hns_roce_dev *hr_dev, u32 qpn, int event_type);
1278 void hns_roce_srq_event(struct hns_roce_dev *hr_dev, u32 srqn, int event_type);
1279 int hns_get_gid_index(struct hns_roce_dev *hr_dev, u8 port, int gid_index);
1280 int hns_roce_init(struct hns_roce_dev *hr_dev);
1281 void hns_roce_exit(struct hns_roce_dev *hr_dev);
1282
1283 int hns_roce_fill_res_entry(struct sk_buff *msg,
1284 struct rdma_restrack_entry *res);
1285 #endif