This source file includes following definitions.
- qube_raq_galileo_early_fixup
- qube_raq_via_bmIDE_fixup
- qube_raq_galileo_fixup
- qube_raq_via_board_id_fixup
- pcibios_map_irq
- pcibios_plat_dev_init
1
2
3
4
5
6
7
8
9
10
11 #include <linux/types.h>
12 #include <linux/pci.h>
13 #include <linux/kernel.h>
14 #include <linux/init.h>
15
16 #include <asm/io.h>
17 #include <asm/gt64120.h>
18
19 #include <cobalt.h>
20 #include <irq.h>
21
22
23
24
25 #define COBALT_PCICONF_CPU 0x06
26 #define COBALT_PCICONF_ETH0 0x07
27 #define COBALT_PCICONF_RAQSCSI 0x08
28 #define COBALT_PCICONF_VIA 0x09
29 #define COBALT_PCICONF_PCISLOT 0x0A
30 #define COBALT_PCICONF_ETH1 0x0C
31
32
33
34
35
36 #define VIA_COBALT_BRD_ID_REG 0x94
37 #define VIA_COBALT_BRD_REG_to_ID(reg) ((unsigned char)(reg) >> 4)
38
39 static void qube_raq_galileo_early_fixup(struct pci_dev *dev)
40 {
41 if (dev->devfn == PCI_DEVFN(0, 0) &&
42 (dev->class >> 8) == PCI_CLASS_MEMORY_OTHER) {
43
44 dev->class = (PCI_CLASS_BRIDGE_HOST << 8) | (dev->class & 0xff);
45
46 printk(KERN_INFO "Galileo: fixed bridge class\n");
47 }
48 }
49
50 DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_MARVELL, PCI_DEVICE_ID_MARVELL_GT64111,
51 qube_raq_galileo_early_fixup);
52
53 static void qube_raq_via_bmIDE_fixup(struct pci_dev *dev)
54 {
55 unsigned short cfgword;
56 unsigned char lt;
57
58
59 pci_read_config_word(dev, PCI_COMMAND, &cfgword);
60 cfgword |= (PCI_COMMAND_FAST_BACK | PCI_COMMAND_MASTER);
61 pci_write_config_word(dev, PCI_COMMAND, cfgword);
62
63
64 pci_write_config_byte(dev, 0x40, 0xb);
65
66
67 pci_read_config_byte(dev, PCI_LATENCY_TIMER, <);
68 if (lt < 64)
69 pci_write_config_byte(dev, PCI_LATENCY_TIMER, 64);
70 pci_write_config_byte(dev, PCI_CACHE_LINE_SIZE, 8);
71 }
72
73 DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_82C586_1,
74 qube_raq_via_bmIDE_fixup);
75
76 static void qube_raq_galileo_fixup(struct pci_dev *dev)
77 {
78 if (dev->devfn != PCI_DEVFN(0, 0))
79 return;
80
81
82
83
84 pci_write_config_byte(dev, PCI_LATENCY_TIMER, 64);
85 pci_write_config_byte(dev, PCI_CACHE_LINE_SIZE, 8);
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103 printk(KERN_INFO "Galileo: revision %u\n", dev->revision);
104
105 #if 0
106 if (dev->revision >= 0x10) {
107
108 GT_WRITE(GT_PCI0_TOR_OFS, 0x4020);
109 } else if (dev->revision == 0x1 || dev->revision == 0x2)
110 #endif
111 {
112 signed int timeo;
113
114 timeo = GT_READ(GT_PCI0_TOR_OFS);
115
116 GT_WRITE(GT_PCI0_TOR_OFS,
117 (0xff << 16) |
118 (0xff << 8) |
119 0xff);
120
121
122 GT_WRITE(GT_INTRMASK_OFS, GT_INTR_RETRYCTR0_MSK | GT_READ(GT_INTRMASK_OFS));
123 }
124 }
125
126 DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_MARVELL, PCI_DEVICE_ID_MARVELL_GT64111,
127 qube_raq_galileo_fixup);
128
129 int cobalt_board_id;
130
131 static void qube_raq_via_board_id_fixup(struct pci_dev *dev)
132 {
133 u8 id;
134 int retval;
135
136 retval = pci_read_config_byte(dev, VIA_COBALT_BRD_ID_REG, &id);
137 if (retval) {
138 panic("Cannot read board ID");
139 return;
140 }
141
142 cobalt_board_id = VIA_COBALT_BRD_REG_to_ID(id);
143
144 printk(KERN_INFO "Cobalt board ID: %d\n", cobalt_board_id);
145 }
146
147 DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_82C586_0,
148 qube_raq_via_board_id_fixup);
149
150 static char irq_tab_qube1[] = {
151 [COBALT_PCICONF_CPU] = 0,
152 [COBALT_PCICONF_ETH0] = QUBE1_ETH0_IRQ,
153 [COBALT_PCICONF_RAQSCSI] = SCSI_IRQ,
154 [COBALT_PCICONF_VIA] = 0,
155 [COBALT_PCICONF_PCISLOT] = PCISLOT_IRQ,
156 [COBALT_PCICONF_ETH1] = 0
157 };
158
159 static char irq_tab_cobalt[] = {
160 [COBALT_PCICONF_CPU] = 0,
161 [COBALT_PCICONF_ETH0] = ETH0_IRQ,
162 [COBALT_PCICONF_RAQSCSI] = SCSI_IRQ,
163 [COBALT_PCICONF_VIA] = 0,
164 [COBALT_PCICONF_PCISLOT] = PCISLOT_IRQ,
165 [COBALT_PCICONF_ETH1] = ETH1_IRQ
166 };
167
168 static char irq_tab_raq2[] = {
169 [COBALT_PCICONF_CPU] = 0,
170 [COBALT_PCICONF_ETH0] = ETH0_IRQ,
171 [COBALT_PCICONF_RAQSCSI] = RAQ2_SCSI_IRQ,
172 [COBALT_PCICONF_VIA] = 0,
173 [COBALT_PCICONF_PCISLOT] = PCISLOT_IRQ,
174 [COBALT_PCICONF_ETH1] = ETH1_IRQ
175 };
176
177 int pcibios_map_irq(const struct pci_dev *dev, u8 slot, u8 pin)
178 {
179 if (cobalt_board_id <= COBALT_BRD_ID_QUBE1)
180 return irq_tab_qube1[slot];
181
182 if (cobalt_board_id == COBALT_BRD_ID_RAQ2)
183 return irq_tab_raq2[slot];
184
185 return irq_tab_cobalt[slot];
186 }
187
188
189 int pcibios_plat_dev_init(struct pci_dev *dev)
190 {
191 return 0;
192 }