This source file includes following definitions.
- tx4927_wdr_init
- tx4927_wdt_init
- tx4927_machine_restart
- tx4927_be_handler
- tx4927_be_init
- tx4927_setup
- tx4927_time_init
- tx4927_sio_init
- tx4927_mtd_init
- tx4927_dmac_init
- tx4927_aclc_init
- tx4927_stop_unused_modules
- tx4927_late_init
1
2
3
4
5
6
7
8
9
10
11
12
13 #include <linux/init.h>
14 #include <linux/ioport.h>
15 #include <linux/delay.h>
16 #include <linux/param.h>
17 #include <linux/ptrace.h>
18 #include <linux/mtd/physmap.h>
19 #include <asm/reboot.h>
20 #include <asm/traps.h>
21 #include <asm/txx9irq.h>
22 #include <asm/txx9tmr.h>
23 #include <asm/txx9pio.h>
24 #include <asm/txx9/generic.h>
25 #include <asm/txx9/dmac.h>
26 #include <asm/txx9/tx4927.h>
27
28 static void __init tx4927_wdr_init(void)
29 {
30
31 if (____raw_readq(&tx4927_ccfgptr->ccfg) & TX4927_CCFG_WDRST)
32 pr_warn("Watchdog reset detected at 0x%lx\n",
33 read_c0_errorepc());
34
35 tx4927_ccfg_set(TX4927_CCFG_WDRST);
36
37 tx4927_ccfg_set(TX4927_CCFG_WR);
38 }
39
40 void __init tx4927_wdt_init(void)
41 {
42 txx9_wdt_init(TX4927_TMR_REG(2) & 0xfffffffffULL);
43 }
44
45 static void tx4927_machine_restart(char *command)
46 {
47 local_irq_disable();
48 pr_emerg("Rebooting (with %s watchdog reset)...\n",
49 (____raw_readq(&tx4927_ccfgptr->ccfg) & TX4927_CCFG_WDREXEN) ?
50 "external" : "internal");
51
52 tx4927_ccfg_set(TX4927_CCFG_WDRST);
53 txx9_wdt_now(TX4927_TMR_REG(2) & 0xfffffffffULL);
54 while (!(____raw_readq(&tx4927_ccfgptr->ccfg) & TX4927_CCFG_WDRST))
55 ;
56 mdelay(10);
57 if (____raw_readq(&tx4927_ccfgptr->ccfg) & TX4927_CCFG_WDREXEN) {
58 pr_emerg("Rebooting (with internal watchdog reset)...\n");
59
60 tx4927_ccfg_clear(TX4927_CCFG_WDREXEN);
61 }
62
63 (*_machine_halt)();
64 }
65
66 void show_registers(struct pt_regs *regs);
67 static int tx4927_be_handler(struct pt_regs *regs, int is_fixup)
68 {
69 int data = regs->cp0_cause & 4;
70 console_verbose();
71 pr_err("%cBE exception at %#lx\n", data ? 'D' : 'I', regs->cp0_epc);
72 pr_err("ccfg:%llx, toea:%llx\n",
73 (unsigned long long)____raw_readq(&tx4927_ccfgptr->ccfg),
74 (unsigned long long)____raw_readq(&tx4927_ccfgptr->toea));
75 #ifdef CONFIG_PCI
76 tx4927_report_pcic_status();
77 #endif
78 show_registers(regs);
79 panic("BusError!");
80 }
81 static void __init tx4927_be_init(void)
82 {
83 board_be_handler = tx4927_be_handler;
84 }
85
86 static struct resource tx4927_sdram_resource[4];
87
88 void __init tx4927_setup(void)
89 {
90 int i;
91 __u32 divmode;
92 unsigned int cpuclk = 0;
93 u64 ccfg;
94
95 txx9_reg_res_init(TX4927_REV_PCODE(), TX4927_REG_BASE,
96 TX4927_REG_SIZE);
97 set_c0_config(TX49_CONF_CWFON);
98
99
100 for (i = 0; i < 8; i++) {
101 if (!(TX4927_EBUSC_CR(i) & 0x8))
102 continue;
103 txx9_ce_res[i].start = (unsigned long)TX4927_EBUSC_BA(i);
104 txx9_ce_res[i].end =
105 txx9_ce_res[i].start + TX4927_EBUSC_SIZE(i) - 1;
106 request_resource(&iomem_resource, &txx9_ce_res[i]);
107 }
108
109
110 ccfg = ____raw_readq(&tx4927_ccfgptr->ccfg);
111 if (txx9_master_clock) {
112
113 divmode = (__u32)ccfg & TX4927_CCFG_DIVMODE_MASK;
114 switch (divmode) {
115 case TX4927_CCFG_DIVMODE_8:
116 case TX4927_CCFG_DIVMODE_10:
117 case TX4927_CCFG_DIVMODE_12:
118 case TX4927_CCFG_DIVMODE_16:
119 txx9_gbus_clock = txx9_master_clock * 4; break;
120 default:
121 txx9_gbus_clock = txx9_master_clock;
122 }
123 switch (divmode) {
124 case TX4927_CCFG_DIVMODE_2:
125 case TX4927_CCFG_DIVMODE_8:
126 cpuclk = txx9_gbus_clock * 2; break;
127 case TX4927_CCFG_DIVMODE_2_5:
128 case TX4927_CCFG_DIVMODE_10:
129 cpuclk = txx9_gbus_clock * 5 / 2; break;
130 case TX4927_CCFG_DIVMODE_3:
131 case TX4927_CCFG_DIVMODE_12:
132 cpuclk = txx9_gbus_clock * 3; break;
133 case TX4927_CCFG_DIVMODE_4:
134 case TX4927_CCFG_DIVMODE_16:
135 cpuclk = txx9_gbus_clock * 4; break;
136 }
137 txx9_cpu_clock = cpuclk;
138 } else {
139 if (txx9_cpu_clock == 0)
140 txx9_cpu_clock = 200000000;
141
142 cpuclk = txx9_cpu_clock;
143 divmode = (__u32)ccfg & TX4927_CCFG_DIVMODE_MASK;
144 switch (divmode) {
145 case TX4927_CCFG_DIVMODE_2:
146 case TX4927_CCFG_DIVMODE_8:
147 txx9_gbus_clock = cpuclk / 2; break;
148 case TX4927_CCFG_DIVMODE_2_5:
149 case TX4927_CCFG_DIVMODE_10:
150 txx9_gbus_clock = cpuclk * 2 / 5; break;
151 case TX4927_CCFG_DIVMODE_3:
152 case TX4927_CCFG_DIVMODE_12:
153 txx9_gbus_clock = cpuclk / 3; break;
154 case TX4927_CCFG_DIVMODE_4:
155 case TX4927_CCFG_DIVMODE_16:
156 txx9_gbus_clock = cpuclk / 4; break;
157 }
158 switch (divmode) {
159 case TX4927_CCFG_DIVMODE_8:
160 case TX4927_CCFG_DIVMODE_10:
161 case TX4927_CCFG_DIVMODE_12:
162 case TX4927_CCFG_DIVMODE_16:
163 txx9_master_clock = txx9_gbus_clock / 4; break;
164 default:
165 txx9_master_clock = txx9_gbus_clock;
166 }
167 }
168
169 loops_per_jiffy = txx9_cpu_clock / HZ / 2;
170
171
172 tx4927_wdr_init();
173
174 tx4927_ccfg_set(TX4927_CCFG_BEOW);
175
176 if (txx9_ccfg_toeon)
177 tx4927_ccfg_set(TX4927_CCFG_TOE);
178
179
180 txx9_clear64(&tx4927_ccfgptr->pcfg, TX4927_PCFG_DMASEL_ALL);
181
182
183 if (!(____raw_readq(&tx4927_ccfgptr->ccfg) & TX4927_CCFG_PCIARB))
184 txx9_clear64(&tx4927_ccfgptr->pcfg, TX4927_PCFG_PCICLKEN_ALL);
185
186 pr_info("%s -- %dMHz(M%dMHz) CRIR:%08x CCFG:%llx PCFG:%llx\n",
187 txx9_pcode_str, (cpuclk + 500000) / 1000000,
188 (txx9_master_clock + 500000) / 1000000,
189 (__u32)____raw_readq(&tx4927_ccfgptr->crir),
190 ____raw_readq(&tx4927_ccfgptr->ccfg),
191 ____raw_readq(&tx4927_ccfgptr->pcfg));
192
193 pr_info("%s SDRAMC --", txx9_pcode_str);
194 for (i = 0; i < 4; i++) {
195 __u64 cr = TX4927_SDRAMC_CR(i);
196 unsigned long base, size;
197 if (!((__u32)cr & 0x00000400))
198 continue;
199 base = (unsigned long)(cr >> 49) << 21;
200 size = (((unsigned long)(cr >> 33) & 0x7fff) + 1) << 21;
201 pr_cont(" CR%d:%016llx", i, cr);
202 tx4927_sdram_resource[i].name = "SDRAM";
203 tx4927_sdram_resource[i].start = base;
204 tx4927_sdram_resource[i].end = base + size - 1;
205 tx4927_sdram_resource[i].flags = IORESOURCE_MEM;
206 request_resource(&iomem_resource, &tx4927_sdram_resource[i]);
207 }
208 pr_cont(" TR:%09llx\n", ____raw_readq(&tx4927_sdramcptr->tr));
209
210
211
212 for (i = 0; i < TX4927_NR_TMR; i++)
213 txx9_tmr_init(TX4927_TMR_REG(i) & 0xfffffffffULL);
214
215
216 __raw_writel(0, &tx4927_pioptr->maskcpu);
217 __raw_writel(0, &tx4927_pioptr->maskext);
218
219 _machine_restart = tx4927_machine_restart;
220 board_be_init = tx4927_be_init;
221 }
222
223 void __init tx4927_time_init(unsigned int tmrnr)
224 {
225 if (____raw_readq(&tx4927_ccfgptr->ccfg) & TX4927_CCFG_TINTDIS)
226 txx9_clockevent_init(TX4927_TMR_REG(tmrnr) & 0xfffffffffULL,
227 TXX9_IRQ_BASE + TX4927_IR_TMR(tmrnr),
228 TXX9_IMCLK);
229 }
230
231 void __init tx4927_sio_init(unsigned int sclk, unsigned int cts_mask)
232 {
233 int i;
234
235 for (i = 0; i < 2; i++)
236 txx9_sio_init(TX4927_SIO_REG(i) & 0xfffffffffULL,
237 TXX9_IRQ_BASE + TX4927_IR_SIO(i),
238 i, sclk, (1 << i) & cts_mask);
239 }
240
241 void __init tx4927_mtd_init(int ch)
242 {
243 struct physmap_flash_data pdata = {
244 .width = TX4927_EBUSC_WIDTH(ch) / 8,
245 };
246 unsigned long start = txx9_ce_res[ch].start;
247 unsigned long size = txx9_ce_res[ch].end - start + 1;
248
249 if (!(TX4927_EBUSC_CR(ch) & 0x8))
250 return;
251 txx9_physmap_flash_init(ch, start, size, &pdata);
252 }
253
254 void __init tx4927_dmac_init(int memcpy_chan)
255 {
256 struct txx9dmac_platform_data plat_data = {
257 .memcpy_chan = memcpy_chan,
258 .have_64bit_regs = true,
259 };
260
261 txx9_dmac_init(0, TX4927_DMA_REG & 0xfffffffffULL,
262 TXX9_IRQ_BASE + TX4927_IR_DMA(0), &plat_data);
263 }
264
265 void __init tx4927_aclc_init(unsigned int dma_chan_out,
266 unsigned int dma_chan_in)
267 {
268 u64 pcfg = __raw_readq(&tx4927_ccfgptr->pcfg);
269 __u64 dmasel_mask = 0, dmasel = 0;
270 unsigned long flags;
271
272 if (!(pcfg & TX4927_PCFG_SEL2))
273 return;
274
275 switch (dma_chan_out) {
276 case 0:
277 dmasel_mask |= TX4927_PCFG_DMASEL0_MASK;
278 dmasel |= TX4927_PCFG_DMASEL0_ACL0;
279 break;
280 case 2:
281 dmasel_mask |= TX4927_PCFG_DMASEL2_MASK;
282 dmasel |= TX4927_PCFG_DMASEL2_ACL0;
283 break;
284 default:
285 return;
286 }
287 switch (dma_chan_in) {
288 case 1:
289 dmasel_mask |= TX4927_PCFG_DMASEL1_MASK;
290 dmasel |= TX4927_PCFG_DMASEL1_ACL1;
291 break;
292 case 3:
293 dmasel_mask |= TX4927_PCFG_DMASEL3_MASK;
294 dmasel |= TX4927_PCFG_DMASEL3_ACL1;
295 break;
296 default:
297 return;
298 }
299 local_irq_save(flags);
300 txx9_clear64(&tx4927_ccfgptr->pcfg, dmasel_mask);
301 txx9_set64(&tx4927_ccfgptr->pcfg, dmasel);
302 local_irq_restore(flags);
303 txx9_aclc_init(TX4927_ACLC_REG & 0xfffffffffULL,
304 TXX9_IRQ_BASE + TX4927_IR_ACLC,
305 0, dma_chan_out, dma_chan_in);
306 }
307
308 static void __init tx4927_stop_unused_modules(void)
309 {
310 __u64 pcfg, rst = 0, ckd = 0;
311 char buf[128];
312
313 buf[0] = '\0';
314 local_irq_disable();
315 pcfg = ____raw_readq(&tx4927_ccfgptr->pcfg);
316 if (!(pcfg & TX4927_PCFG_SEL2)) {
317 rst |= TX4927_CLKCTR_ACLRST;
318 ckd |= TX4927_CLKCTR_ACLCKD;
319 strcat(buf, " ACLC");
320 }
321 if (rst | ckd) {
322 txx9_set64(&tx4927_ccfgptr->clkctr, rst);
323 txx9_set64(&tx4927_ccfgptr->clkctr, ckd);
324 }
325 local_irq_enable();
326 if (buf[0])
327 pr_info("%s: stop%s\n", txx9_pcode_str, buf);
328 }
329
330 static int __init tx4927_late_init(void)
331 {
332 if (txx9_pcode != 0x4927)
333 return -ENODEV;
334 tx4927_stop_unused_modules();
335 return 0;
336 }
337 late_initcall(tx4927_late_init);