1
2
3
4
5
6
7
8
9 #ifndef _MT8183_INTERCONNECTION_H_
10 #define _MT8183_INTERCONNECTION_H_
11
12 #define I_I2S0_CH1 0
13 #define I_I2S0_CH2 1
14 #define I_ADDA_UL_CH1 3
15 #define I_ADDA_UL_CH2 4
16 #define I_DL1_CH1 5
17 #define I_DL1_CH2 6
18 #define I_DL2_CH1 7
19 #define I_DL2_CH2 8
20 #define I_PCM_1_CAP_CH1 9
21 #define I_GAIN1_OUT_CH1 10
22 #define I_GAIN1_OUT_CH2 11
23 #define I_GAIN2_OUT_CH1 12
24 #define I_GAIN2_OUT_CH2 13
25 #define I_PCM_2_CAP_CH1 14
26 #define I_PCM_2_CAP_CH2 21
27 #define I_PCM_1_CAP_CH2 22
28 #define I_DL3_CH1 23
29 #define I_DL3_CH2 24
30 #define I_I2S2_CH1 25
31 #define I_I2S2_CH2 26
32
33 #endif