This source file includes following definitions.
- jz4740_codec_hw_params
- jz4740_codec_wakeup
- jz4740_codec_set_bias_level
- jz4740_codec_dev_probe
- jz4740_codec_probe
1
2
3
4
5
6
7 #include <linux/kernel.h>
8 #include <linux/module.h>
9 #include <linux/platform_device.h>
10 #include <linux/slab.h>
11 #include <linux/io.h>
12 #include <linux/regmap.h>
13
14 #include <linux/delay.h>
15
16 #include <sound/core.h>
17 #include <sound/pcm.h>
18 #include <sound/pcm_params.h>
19 #include <sound/initval.h>
20 #include <sound/soc.h>
21 #include <sound/tlv.h>
22
23 #define JZ4740_REG_CODEC_1 0x0
24 #define JZ4740_REG_CODEC_2 0x4
25
26 #define JZ4740_CODEC_1_LINE_ENABLE BIT(29)
27 #define JZ4740_CODEC_1_MIC_ENABLE BIT(28)
28 #define JZ4740_CODEC_1_SW1_ENABLE BIT(27)
29 #define JZ4740_CODEC_1_ADC_ENABLE BIT(26)
30 #define JZ4740_CODEC_1_SW2_ENABLE BIT(25)
31 #define JZ4740_CODEC_1_DAC_ENABLE BIT(24)
32 #define JZ4740_CODEC_1_VREF_DISABLE BIT(20)
33 #define JZ4740_CODEC_1_VREF_AMP_DISABLE BIT(19)
34 #define JZ4740_CODEC_1_VREF_PULLDOWN BIT(18)
35 #define JZ4740_CODEC_1_VREF_LOW_CURRENT BIT(17)
36 #define JZ4740_CODEC_1_VREF_HIGH_CURRENT BIT(16)
37 #define JZ4740_CODEC_1_HEADPHONE_DISABLE BIT(14)
38 #define JZ4740_CODEC_1_HEADPHONE_AMP_CHANGE_ANY BIT(13)
39 #define JZ4740_CODEC_1_HEADPHONE_CHARGE BIT(12)
40 #define JZ4740_CODEC_1_HEADPHONE_PULLDOWN (BIT(11) | BIT(10))
41 #define JZ4740_CODEC_1_HEADPHONE_POWERDOWN_M BIT(9)
42 #define JZ4740_CODEC_1_HEADPHONE_POWERDOWN BIT(8)
43 #define JZ4740_CODEC_1_SUSPEND BIT(1)
44 #define JZ4740_CODEC_1_RESET BIT(0)
45
46 #define JZ4740_CODEC_1_LINE_ENABLE_OFFSET 29
47 #define JZ4740_CODEC_1_MIC_ENABLE_OFFSET 28
48 #define JZ4740_CODEC_1_SW1_ENABLE_OFFSET 27
49 #define JZ4740_CODEC_1_ADC_ENABLE_OFFSET 26
50 #define JZ4740_CODEC_1_SW2_ENABLE_OFFSET 25
51 #define JZ4740_CODEC_1_DAC_ENABLE_OFFSET 24
52 #define JZ4740_CODEC_1_HEADPHONE_DISABLE_OFFSET 14
53 #define JZ4740_CODEC_1_HEADPHONE_POWERDOWN_OFFSET 8
54
55 #define JZ4740_CODEC_2_INPUT_VOLUME_MASK 0x1f0000
56 #define JZ4740_CODEC_2_SAMPLE_RATE_MASK 0x000f00
57 #define JZ4740_CODEC_2_MIC_BOOST_GAIN_MASK 0x000030
58 #define JZ4740_CODEC_2_HEADPHONE_VOLUME_MASK 0x000003
59
60 #define JZ4740_CODEC_2_INPUT_VOLUME_OFFSET 16
61 #define JZ4740_CODEC_2_SAMPLE_RATE_OFFSET 8
62 #define JZ4740_CODEC_2_MIC_BOOST_GAIN_OFFSET 4
63 #define JZ4740_CODEC_2_HEADPHONE_VOLUME_OFFSET 0
64
65 static const struct reg_default jz4740_codec_reg_defaults[] = {
66 { JZ4740_REG_CODEC_1, 0x021b2302 },
67 { JZ4740_REG_CODEC_2, 0x00170803 },
68 };
69
70 struct jz4740_codec {
71 struct regmap *regmap;
72 };
73
74 static const DECLARE_TLV_DB_RANGE(jz4740_mic_tlv,
75 0, 2, TLV_DB_SCALE_ITEM(0, 600, 0),
76 3, 3, TLV_DB_SCALE_ITEM(2000, 0, 0)
77 );
78
79 static const DECLARE_TLV_DB_SCALE(jz4740_out_tlv, 0, 200, 0);
80 static const DECLARE_TLV_DB_SCALE(jz4740_in_tlv, -3450, 150, 0);
81
82 static const struct snd_kcontrol_new jz4740_codec_controls[] = {
83 SOC_SINGLE_TLV("Master Playback Volume", JZ4740_REG_CODEC_2,
84 JZ4740_CODEC_2_HEADPHONE_VOLUME_OFFSET, 3, 0,
85 jz4740_out_tlv),
86 SOC_SINGLE_TLV("Master Capture Volume", JZ4740_REG_CODEC_2,
87 JZ4740_CODEC_2_INPUT_VOLUME_OFFSET, 31, 0,
88 jz4740_in_tlv),
89 SOC_SINGLE("Master Playback Switch", JZ4740_REG_CODEC_1,
90 JZ4740_CODEC_1_HEADPHONE_DISABLE_OFFSET, 1, 1),
91 SOC_SINGLE_TLV("Mic Capture Volume", JZ4740_REG_CODEC_2,
92 JZ4740_CODEC_2_MIC_BOOST_GAIN_OFFSET, 3, 0,
93 jz4740_mic_tlv),
94 };
95
96 static const struct snd_kcontrol_new jz4740_codec_output_controls[] = {
97 SOC_DAPM_SINGLE("Bypass Switch", JZ4740_REG_CODEC_1,
98 JZ4740_CODEC_1_SW1_ENABLE_OFFSET, 1, 0),
99 SOC_DAPM_SINGLE("DAC Switch", JZ4740_REG_CODEC_1,
100 JZ4740_CODEC_1_SW2_ENABLE_OFFSET, 1, 0),
101 };
102
103 static const struct snd_kcontrol_new jz4740_codec_input_controls[] = {
104 SOC_DAPM_SINGLE("Line Capture Switch", JZ4740_REG_CODEC_1,
105 JZ4740_CODEC_1_LINE_ENABLE_OFFSET, 1, 0),
106 SOC_DAPM_SINGLE("Mic Capture Switch", JZ4740_REG_CODEC_1,
107 JZ4740_CODEC_1_MIC_ENABLE_OFFSET, 1, 0),
108 };
109
110 static const struct snd_soc_dapm_widget jz4740_codec_dapm_widgets[] = {
111 SND_SOC_DAPM_ADC("ADC", "Capture", JZ4740_REG_CODEC_1,
112 JZ4740_CODEC_1_ADC_ENABLE_OFFSET, 0),
113 SND_SOC_DAPM_DAC("DAC", "Playback", JZ4740_REG_CODEC_1,
114 JZ4740_CODEC_1_DAC_ENABLE_OFFSET, 0),
115
116 SND_SOC_DAPM_MIXER("Output Mixer", JZ4740_REG_CODEC_1,
117 JZ4740_CODEC_1_HEADPHONE_POWERDOWN_OFFSET, 1,
118 jz4740_codec_output_controls,
119 ARRAY_SIZE(jz4740_codec_output_controls)),
120
121 SND_SOC_DAPM_MIXER_NAMED_CTL("Input Mixer", SND_SOC_NOPM, 0, 0,
122 jz4740_codec_input_controls,
123 ARRAY_SIZE(jz4740_codec_input_controls)),
124 SND_SOC_DAPM_MIXER("Line Input", SND_SOC_NOPM, 0, 0, NULL, 0),
125
126 SND_SOC_DAPM_OUTPUT("LOUT"),
127 SND_SOC_DAPM_OUTPUT("ROUT"),
128
129 SND_SOC_DAPM_INPUT("MIC"),
130 SND_SOC_DAPM_INPUT("LIN"),
131 SND_SOC_DAPM_INPUT("RIN"),
132 };
133
134 static const struct snd_soc_dapm_route jz4740_codec_dapm_routes[] = {
135 {"Line Input", NULL, "LIN"},
136 {"Line Input", NULL, "RIN"},
137
138 {"Input Mixer", "Line Capture Switch", "Line Input"},
139 {"Input Mixer", "Mic Capture Switch", "MIC"},
140
141 {"ADC", NULL, "Input Mixer"},
142
143 {"Output Mixer", "Bypass Switch", "Input Mixer"},
144 {"Output Mixer", "DAC Switch", "DAC"},
145
146 {"LOUT", NULL, "Output Mixer"},
147 {"ROUT", NULL, "Output Mixer"},
148 };
149
150 static int jz4740_codec_hw_params(struct snd_pcm_substream *substream,
151 struct snd_pcm_hw_params *params, struct snd_soc_dai *dai)
152 {
153 struct jz4740_codec *jz4740_codec = snd_soc_component_get_drvdata(dai->component);
154 uint32_t val;
155
156 switch (params_rate(params)) {
157 case 8000:
158 val = 0;
159 break;
160 case 11025:
161 val = 1;
162 break;
163 case 12000:
164 val = 2;
165 break;
166 case 16000:
167 val = 3;
168 break;
169 case 22050:
170 val = 4;
171 break;
172 case 24000:
173 val = 5;
174 break;
175 case 32000:
176 val = 6;
177 break;
178 case 44100:
179 val = 7;
180 break;
181 case 48000:
182 val = 8;
183 break;
184 default:
185 return -EINVAL;
186 }
187
188 val <<= JZ4740_CODEC_2_SAMPLE_RATE_OFFSET;
189
190 regmap_update_bits(jz4740_codec->regmap, JZ4740_REG_CODEC_2,
191 JZ4740_CODEC_2_SAMPLE_RATE_MASK, val);
192
193 return 0;
194 }
195
196 static const struct snd_soc_dai_ops jz4740_codec_dai_ops = {
197 .hw_params = jz4740_codec_hw_params,
198 };
199
200 static struct snd_soc_dai_driver jz4740_codec_dai = {
201 .name = "jz4740-hifi",
202 .playback = {
203 .stream_name = "Playback",
204 .channels_min = 2,
205 .channels_max = 2,
206 .rates = SNDRV_PCM_RATE_8000_48000,
207 .formats = SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S8,
208 },
209 .capture = {
210 .stream_name = "Capture",
211 .channels_min = 2,
212 .channels_max = 2,
213 .rates = SNDRV_PCM_RATE_8000_48000,
214 .formats = SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S8,
215 },
216 .ops = &jz4740_codec_dai_ops,
217 .symmetric_rates = 1,
218 };
219
220 static void jz4740_codec_wakeup(struct regmap *regmap)
221 {
222 regmap_update_bits(regmap, JZ4740_REG_CODEC_1,
223 JZ4740_CODEC_1_RESET, JZ4740_CODEC_1_RESET);
224 udelay(2);
225
226 regmap_update_bits(regmap, JZ4740_REG_CODEC_1,
227 JZ4740_CODEC_1_SUSPEND | JZ4740_CODEC_1_RESET, 0);
228
229 regcache_sync(regmap);
230 }
231
232 static int jz4740_codec_set_bias_level(struct snd_soc_component *component,
233 enum snd_soc_bias_level level)
234 {
235 struct jz4740_codec *jz4740_codec = snd_soc_component_get_drvdata(component);
236 struct regmap *regmap = jz4740_codec->regmap;
237 unsigned int mask;
238 unsigned int value;
239
240 switch (level) {
241 case SND_SOC_BIAS_ON:
242 break;
243 case SND_SOC_BIAS_PREPARE:
244 mask = JZ4740_CODEC_1_VREF_DISABLE |
245 JZ4740_CODEC_1_VREF_AMP_DISABLE |
246 JZ4740_CODEC_1_HEADPHONE_POWERDOWN_M;
247 value = 0;
248
249 regmap_update_bits(regmap, JZ4740_REG_CODEC_1, mask, value);
250 break;
251 case SND_SOC_BIAS_STANDBY:
252
253 if (snd_soc_component_get_bias_level(component) == SND_SOC_BIAS_OFF)
254 jz4740_codec_wakeup(regmap);
255
256 mask = JZ4740_CODEC_1_VREF_DISABLE |
257 JZ4740_CODEC_1_VREF_AMP_DISABLE |
258 JZ4740_CODEC_1_HEADPHONE_POWERDOWN_M;
259 value = JZ4740_CODEC_1_VREF_DISABLE |
260 JZ4740_CODEC_1_VREF_AMP_DISABLE |
261 JZ4740_CODEC_1_HEADPHONE_POWERDOWN_M;
262
263 regmap_update_bits(regmap, JZ4740_REG_CODEC_1, mask, value);
264 break;
265 case SND_SOC_BIAS_OFF:
266 mask = JZ4740_CODEC_1_SUSPEND;
267 value = JZ4740_CODEC_1_SUSPEND;
268
269 regmap_update_bits(regmap, JZ4740_REG_CODEC_1, mask, value);
270 regcache_mark_dirty(regmap);
271 break;
272 default:
273 break;
274 }
275
276 return 0;
277 }
278
279 static int jz4740_codec_dev_probe(struct snd_soc_component *component)
280 {
281 struct jz4740_codec *jz4740_codec = snd_soc_component_get_drvdata(component);
282
283 regmap_update_bits(jz4740_codec->regmap, JZ4740_REG_CODEC_1,
284 JZ4740_CODEC_1_SW2_ENABLE, JZ4740_CODEC_1_SW2_ENABLE);
285
286 return 0;
287 }
288
289 static const struct snd_soc_component_driver soc_codec_dev_jz4740_codec = {
290 .probe = jz4740_codec_dev_probe,
291 .set_bias_level = jz4740_codec_set_bias_level,
292 .controls = jz4740_codec_controls,
293 .num_controls = ARRAY_SIZE(jz4740_codec_controls),
294 .dapm_widgets = jz4740_codec_dapm_widgets,
295 .num_dapm_widgets = ARRAY_SIZE(jz4740_codec_dapm_widgets),
296 .dapm_routes = jz4740_codec_dapm_routes,
297 .num_dapm_routes = ARRAY_SIZE(jz4740_codec_dapm_routes),
298 .suspend_bias_off = 1,
299 .idle_bias_on = 1,
300 .use_pmdown_time = 1,
301 .endianness = 1,
302 .non_legacy_dai_naming = 1,
303
304 };
305
306 static const struct regmap_config jz4740_codec_regmap_config = {
307 .reg_bits = 32,
308 .reg_stride = 4,
309 .val_bits = 32,
310 .max_register = JZ4740_REG_CODEC_2,
311
312 .reg_defaults = jz4740_codec_reg_defaults,
313 .num_reg_defaults = ARRAY_SIZE(jz4740_codec_reg_defaults),
314 .cache_type = REGCACHE_RBTREE,
315 };
316
317 static int jz4740_codec_probe(struct platform_device *pdev)
318 {
319 int ret;
320 struct jz4740_codec *jz4740_codec;
321 void __iomem *base;
322
323 jz4740_codec = devm_kzalloc(&pdev->dev, sizeof(*jz4740_codec),
324 GFP_KERNEL);
325 if (!jz4740_codec)
326 return -ENOMEM;
327
328 base = devm_platform_ioremap_resource(pdev, 0);
329 if (IS_ERR(base))
330 return PTR_ERR(base);
331
332 jz4740_codec->regmap = devm_regmap_init_mmio(&pdev->dev, base,
333 &jz4740_codec_regmap_config);
334 if (IS_ERR(jz4740_codec->regmap))
335 return PTR_ERR(jz4740_codec->regmap);
336
337 platform_set_drvdata(pdev, jz4740_codec);
338
339 ret = devm_snd_soc_register_component(&pdev->dev,
340 &soc_codec_dev_jz4740_codec, &jz4740_codec_dai, 1);
341 if (ret)
342 dev_err(&pdev->dev, "Failed to register codec\n");
343
344 return ret;
345 }
346
347 #ifdef CONFIG_OF
348 static const struct of_device_id jz4740_codec_of_matches[] = {
349 { .compatible = "ingenic,jz4740-codec", },
350 { }
351 };
352 MODULE_DEVICE_TABLE(of, jz4740_codec_of_matches);
353 #endif
354
355 static struct platform_driver jz4740_codec_driver = {
356 .probe = jz4740_codec_probe,
357 .driver = {
358 .name = "jz4740-codec",
359 .of_match_table = of_match_ptr(jz4740_codec_of_matches),
360 },
361 };
362
363 module_platform_driver(jz4740_codec_driver);
364
365 MODULE_DESCRIPTION("JZ4740 SoC internal codec driver");
366 MODULE_AUTHOR("Lars-Peter Clausen <lars@metafoo.de>");
367 MODULE_LICENSE("GPL v2");
368 MODULE_ALIAS("platform:jz4740-codec");