1
2
3
4
5
6
7
8
9
10
11 #ifndef __MACH_S3C64XX_REGS_MODEM_H
12 #define __MACH_S3C64XX_REGS_MODEM_H __FILE__
13
14 #define S3C64XX_MODEMREG(x) (S3C64XX_VA_MODEM + (x))
15
16 #define S3C64XX_MODEM_INT2AP S3C64XX_MODEMREG(0x0)
17 #define S3C64XX_MODEM_INT2MODEM S3C64XX_MODEMREG(0x4)
18 #define S3C64XX_MODEM_MIFCON S3C64XX_MODEMREG(0x8)
19 #define S3C64XX_MODEM_MIFPCON S3C64XX_MODEMREG(0xC)
20 #define S3C64XX_MODEM_INTCLR S3C64XX_MODEMREG(0x10)
21 #define S3C64XX_MODEM_DMA_TXADDR S3C64XX_MODEMREG(0x14)
22 #define S3C64XX_MODEM_DMA_RXADDR S3C64XX_MODEMREG(0x18)
23
24 #define MIFPCON_INT2M_LEVEL (1 << 4)
25 #define MIFPCON_LCD_BYPASS (1 << 3)
26
27 #endif