arch/xtensa/variants/csp/include/variant/core.h

/* [<][>][^][v][top][bottom][index][help] */
   1 /* 
   2  * xtensa/config/core-isa.h -- HAL definitions that are dependent on Xtensa
   3  *                              processor CORE configuration
   4  *
   5  *  See <xtensa/config/core.h>, which includes this file, for more details.
   6  */
   7 
   8 /* Xtensa processor core configuration information.
   9 
  10    Copyright (c) 1999-2015 Tensilica Inc.
  11 
  12    Permission is hereby granted, free of charge, to any person obtaining
  13    a copy of this software and associated documentation files (the
  14    "Software"), to deal in the Software without restriction, including
  15    without limitation the rights to use, copy, modify, merge, publish,
  16    distribute, sublicense, and/or sell copies of the Software, and to
  17    permit persons to whom the Software is furnished to do so, subject to
  18    the following conditions:
  19 
  20    The above copyright notice and this permission notice shall be included
  21    in all copies or substantial portions of the Software.
  22 
  23    THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
  24    EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
  25    MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
  26    IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY
  27    CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
  28    TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
  29    SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.  */
  30 
  31 #ifndef _XTENSA_CORE_CONFIGURATION_H
  32 #define _XTENSA_CORE_CONFIGURATION_H
  33 
  34 
  35 /****************************************************************************
  36             Parameters Useful for Any Code, USER or PRIVILEGED
  37  ****************************************************************************/
  38 
  39 /*
  40  *  Note:  Macros of the form XCHAL_HAVE_*** have a value of 1 if the option is
  41  *  configured, and a value of 0 otherwise.  These macros are always defined.
  42  */
  43 
  44 
  45 /*----------------------------------------------------------------------
  46                                 ISA
  47   ----------------------------------------------------------------------*/
  48 
  49 #define XCHAL_HAVE_BE                   0       /* big-endian byte ordering */
  50 #define XCHAL_HAVE_WINDOWED             1       /* windowed registers option */
  51 #define XCHAL_NUM_AREGS                 32      /* num of physical addr regs */
  52 #define XCHAL_NUM_AREGS_LOG2            5       /* log2(XCHAL_NUM_AREGS) */
  53 #define XCHAL_MAX_INSTRUCTION_SIZE      8       /* max instr bytes (3..8) */
  54 #define XCHAL_HAVE_DEBUG                1       /* debug option */
  55 #define XCHAL_HAVE_DENSITY              1       /* 16-bit instructions */
  56 #define XCHAL_HAVE_LOOPS                1       /* zero-overhead loops */
  57 #define XCHAL_LOOP_BUFFER_SIZE          0       /* zero-ov. loop instr buffer size */
  58 #define XCHAL_HAVE_NSA                  1       /* NSA/NSAU instructions */
  59 #define XCHAL_HAVE_MINMAX               1       /* MIN/MAX instructions */
  60 #define XCHAL_HAVE_SEXT                 1       /* SEXT instruction */
  61 #define XCHAL_HAVE_DEPBITS              0       /* DEPBITS instruction */
  62 #define XCHAL_HAVE_CLAMPS               1       /* CLAMPS instruction */
  63 #define XCHAL_HAVE_MUL16                1       /* MUL16S/MUL16U instructions */
  64 #define XCHAL_HAVE_MUL32                1       /* MULL instruction */
  65 #define XCHAL_HAVE_MUL32_HIGH           1       /* MULUH/MULSH instructions */
  66 #define XCHAL_HAVE_DIV32                1       /* QUOS/QUOU/REMS/REMU instructions */
  67 #define XCHAL_HAVE_L32R                 1       /* L32R instruction */
  68 #define XCHAL_HAVE_ABSOLUTE_LITERALS    0       /* non-PC-rel (extended) L32R */
  69 #define XCHAL_HAVE_CONST16              0       /* CONST16 instruction */
  70 #define XCHAL_HAVE_ADDX                 1       /* ADDX#/SUBX# instructions */
  71 #define XCHAL_HAVE_WIDE_BRANCHES        0       /* B*.W18 or B*.W15 instr's */
  72 #define XCHAL_HAVE_PREDICTED_BRANCHES   0       /* B[EQ/EQZ/NE/NEZ]T instr's */
  73 #define XCHAL_HAVE_CALL4AND12           1       /* (obsolete option) */
  74 #define XCHAL_HAVE_ABS                  1       /* ABS instruction */
  75 /*#define XCHAL_HAVE_POPC               0*/     /* POPC instruction */
  76 /*#define XCHAL_HAVE_CRC                0*/     /* CRC instruction */
  77 #define XCHAL_HAVE_RELEASE_SYNC         1       /* L32AI/S32RI instructions */
  78 #define XCHAL_HAVE_S32C1I               1       /* S32C1I instruction */
  79 #define XCHAL_HAVE_SPECULATION          0       /* speculation */
  80 #define XCHAL_HAVE_FULL_RESET           1       /* all regs/state reset */
  81 #define XCHAL_NUM_CONTEXTS              1       /* */
  82 #define XCHAL_NUM_MISC_REGS             4       /* num of scratch regs (0..4) */
  83 #define XCHAL_HAVE_TAP_MASTER           0       /* JTAG TAP control instr's */
  84 #define XCHAL_HAVE_PRID                 1       /* processor ID register */
  85 #define XCHAL_HAVE_EXTERN_REGS          1       /* WER/RER instructions */
  86 #define XCHAL_HAVE_MX                   0       /* MX core (Tensilica internal) */
  87 #define XCHAL_HAVE_MP_INTERRUPTS        0       /* interrupt distributor port */
  88 #define XCHAL_HAVE_MP_RUNSTALL          0       /* core RunStall control port */
  89 #define XCHAL_HAVE_PSO                  0       /* Power Shut-Off */
  90 #define XCHAL_HAVE_PSO_CDM              0       /* core/debug/mem pwr domains */
  91 #define XCHAL_HAVE_PSO_FULL_RETENTION   0       /* all regs preserved on PSO */
  92 #define XCHAL_HAVE_THREADPTR            1       /* THREADPTR register */
  93 #define XCHAL_HAVE_BOOLEANS             1       /* boolean registers */
  94 #define XCHAL_HAVE_CP                   1       /* CPENABLE reg (coprocessor) */
  95 #define XCHAL_CP_MAXCFG                 8       /* max allowed cp id plus one */
  96 #define XCHAL_HAVE_MAC16                1       /* MAC16 package */
  97 
  98 #define XCHAL_HAVE_FUSION                0      /* Fusion*/
  99 #define XCHAL_HAVE_FUSION_FP     0              /* Fusion FP option */
 100 #define XCHAL_HAVE_FUSION_LOW_POWER 0   /* Fusion Low Power option */
 101 #define XCHAL_HAVE_FUSION_AES    0              /* Fusion BLE/Wifi AES-128 CCM option */
 102 #define XCHAL_HAVE_FUSION_CONVENC        0       /* Fusion Conv Encode option */
 103 #define XCHAL_HAVE_FUSION_LFSR_CRC       0      /* Fusion LFSR-CRC option */
 104 #define XCHAL_HAVE_FUSION_BITOPS         0      /* Fusion Bit Operations Support option */
 105 #define XCHAL_HAVE_FUSION_AVS    0      /* Fusion AVS option */
 106 #define XCHAL_HAVE_FUSION_16BIT_BASEBAND         0      /* Fusion 16-bit Baseband option */
 107 #define XCHAL_HAVE_HIFIPRO              0       /* HiFiPro Audio Engine pkg */
 108 #define XCHAL_HAVE_HIFI4                0       /* HiFi4 Audio Engine pkg */
 109 #define XCHAL_HAVE_HIFI4_VFPU           0       /* HiFi4 Audio Engine VFPU option */
 110 #define XCHAL_HAVE_HIFI3                0       /* HiFi3 Audio Engine pkg */
 111 #define XCHAL_HAVE_HIFI3_VFPU           0       /* HiFi3 Audio Engine VFPU option */
 112 #define XCHAL_HAVE_HIFI2                0       /* HiFi2 Audio Engine pkg */
 113 #define XCHAL_HAVE_HIFI2EP              0       /* HiFi2EP */
 114 #define XCHAL_HAVE_HIFI_MINI            0       
 115 
 116 
 117 #define XCHAL_HAVE_VECTORFPU2005        0       /* vector or user floating-point pkg */
 118 #define XCHAL_HAVE_USER_DPFPU         0       /* user DP floating-point pkg */
 119 #define XCHAL_HAVE_USER_SPFPU         0       /* user DP floating-point pkg */
 120 #define XCHAL_HAVE_FP                 0      /* single prec floating point */
 121 #define XCHAL_HAVE_FP_DIV             0  /* FP with DIV instructions */
 122 #define XCHAL_HAVE_FP_RECIP           0        /* FP with RECIP instructions */
 123 #define XCHAL_HAVE_FP_SQRT            0 /* FP with SQRT instructions */
 124 #define XCHAL_HAVE_FP_RSQRT           0        /* FP with RSQRT instructions */
 125 #define XCHAL_HAVE_DFP                        0     /* double precision FP pkg */
 126 #define XCHAL_HAVE_DFP_DIV            0 /* DFP with DIV instructions */
 127 #define XCHAL_HAVE_DFP_RECIP          0       /* DFP with RECIP instructions*/
 128 #define XCHAL_HAVE_DFP_SQRT           0        /* DFP with SQRT instructions */
 129 #define XCHAL_HAVE_DFP_RSQRT          0       /* DFP with RSQRT instructions*/
 130 #define XCHAL_HAVE_DFP_ACCEL            0       /* double precision FP acceleration pkg */
 131 #define XCHAL_HAVE_DFP_accel            XCHAL_HAVE_DFP_ACCEL                            /* for backward compatibility */
 132 
 133 #define XCHAL_HAVE_DFPU_SINGLE_ONLY    0                        /* DFPU Coprocessor, single precision only */
 134 #define XCHAL_HAVE_DFPU_SINGLE_DOUBLE  0                /* DFPU Coprocessor, single and double precision */
 135 #define XCHAL_HAVE_VECTRA1              0       /* Vectra I  pkg */
 136 #define XCHAL_HAVE_VECTRALX             0       /* Vectra LX pkg */
 137 #define XCHAL_HAVE_PDX4                 0       /* PDX4 */
 138 #define XCHAL_HAVE_CONNXD2              0       /* ConnX D2 pkg */
 139 #define XCHAL_HAVE_CONNXD2_DUALLSFLIX   0       /* ConnX D2 & Dual LoadStore Flix */
 140 #define XCHAL_HAVE_BBE16                0       /* ConnX BBE16 pkg */
 141 #define XCHAL_HAVE_BBE16_RSQRT          0       /* BBE16 & vector recip sqrt */
 142 #define XCHAL_HAVE_BBE16_VECDIV         0       /* BBE16 & vector divide */
 143 #define XCHAL_HAVE_BBE16_DESPREAD       0       /* BBE16 & despread */
 144 #define XCHAL_HAVE_BBENEP               0       /* ConnX BBENEP pkgs */
 145 #define XCHAL_HAVE_BSP3                 0       /* ConnX BSP3 pkg */
 146 #define XCHAL_HAVE_BSP3_TRANSPOSE       0       /* BSP3 & transpose32x32 */
 147 #define XCHAL_HAVE_SSP16                0       /* ConnX SSP16 pkg */
 148 #define XCHAL_HAVE_SSP16_VITERBI        0       /* SSP16 & viterbi */
 149 #define XCHAL_HAVE_TURBO16              0       /* ConnX Turbo16 pkg */
 150 #define XCHAL_HAVE_BBP16                0       /* ConnX BBP16 pkg */
 151 #define XCHAL_HAVE_FLIX3                0       /* basic 3-way FLIX option */
 152 #define XCHAL_HAVE_GRIVPEP              0   /*  GRIVPEP is General Release of IVPEP */
 153 #define XCHAL_HAVE_GRIVPEP_HISTOGRAM    0   /* Histogram option on GRIVPEP */
 154 
 155 
 156 /*----------------------------------------------------------------------
 157                                 MISC
 158   ----------------------------------------------------------------------*/
 159 
 160 #define XCHAL_NUM_LOADSTORE_UNITS       1       /* load/store units */
 161 #define XCHAL_NUM_WRITEBUFFER_ENTRIES   8       /* size of write buffer */
 162 #define XCHAL_INST_FETCH_WIDTH          8       /* instr-fetch width in bytes */
 163 #define XCHAL_DATA_WIDTH                16      /* data width in bytes */
 164 #define XCHAL_DATA_PIPE_DELAY           1       /* d-side pipeline delay
 165                                                    (1 = 5-stage, 2 = 7-stage) */
 166 #define XCHAL_CLOCK_GATING_GLOBAL       0       /* global clock gating */
 167 #define XCHAL_CLOCK_GATING_FUNCUNIT     0       /* funct. unit clock gating */
 168 /*  In T1050, applies to selected core load and store instructions (see ISA): */
 169 #define XCHAL_UNALIGNED_LOAD_EXCEPTION  1       /* unaligned loads cause exc. */
 170 #define XCHAL_UNALIGNED_STORE_EXCEPTION 1       /* unaligned stores cause exc.*/
 171 #define XCHAL_UNALIGNED_LOAD_HW         0       /* unaligned loads work in hw */
 172 #define XCHAL_UNALIGNED_STORE_HW        0       /* unaligned stores work in hw*/
 173 
 174 #define XCHAL_SW_VERSION                1100002 /* sw version of this header */
 175 
 176 #define XCHAL_CORE_ID                   "xt_lnx"        /* alphanum core name
 177                                                    (CoreID) set in the Xtensa
 178                                                    Processor Generator */
 179 
 180 #define XCHAL_BUILD_UNIQUE_ID           0x00057D54      /* 22-bit sw build ID */
 181 
 182 /*
 183  *  These definitions describe the hardware targeted by this software.
 184  */
 185 #define XCHAL_HW_CONFIGID0              0xC1B3FFFE      /* ConfigID hi 32 bits*/
 186 #define XCHAL_HW_CONFIGID1              0x1C857D54      /* ConfigID lo 32 bits*/
 187 #define XCHAL_HW_VERSION_NAME           "LX6.0.2"       /* full version name */
 188 #define XCHAL_HW_VERSION_MAJOR          2600    /* major ver# of targeted hw */
 189 #define XCHAL_HW_VERSION_MINOR          2       /* minor ver# of targeted hw */
 190 #define XCHAL_HW_VERSION                260002  /* major*100+minor */
 191 #define XCHAL_HW_REL_LX6                1
 192 #define XCHAL_HW_REL_LX6_0              1
 193 #define XCHAL_HW_REL_LX6_0_2            1
 194 #define XCHAL_HW_CONFIGID_RELIABLE      1
 195 /*  If software targets a *range* of hardware versions, these are the bounds: */
 196 #define XCHAL_HW_MIN_VERSION_MAJOR      2600    /* major v of earliest tgt hw */
 197 #define XCHAL_HW_MIN_VERSION_MINOR      2       /* minor v of earliest tgt hw */
 198 #define XCHAL_HW_MIN_VERSION            260002  /* earliest targeted hw */
 199 #define XCHAL_HW_MAX_VERSION_MAJOR      2600    /* major v of latest tgt hw */
 200 #define XCHAL_HW_MAX_VERSION_MINOR      2       /* minor v of latest tgt hw */
 201 #define XCHAL_HW_MAX_VERSION            260002  /* latest targeted hw */
 202 
 203 
 204 /*----------------------------------------------------------------------
 205                                 CACHE
 206   ----------------------------------------------------------------------*/
 207 
 208 #define XCHAL_ICACHE_LINESIZE           64      /* I-cache line size in bytes */
 209 #define XCHAL_DCACHE_LINESIZE           64      /* D-cache line size in bytes */
 210 #define XCHAL_ICACHE_LINEWIDTH          6       /* log2(I line size in bytes) */
 211 #define XCHAL_DCACHE_LINEWIDTH          6       /* log2(D line size in bytes) */
 212 
 213 #define XCHAL_ICACHE_SIZE               65536   /* I-cache size in bytes or 0 */
 214 #define XCHAL_DCACHE_SIZE               16384   /* D-cache size in bytes or 0 */
 215 
 216 #define XCHAL_DCACHE_IS_WRITEBACK       1       /* writeback feature */
 217 #define XCHAL_DCACHE_IS_COHERENT        0       /* MP coherence feature */
 218 
 219 #define XCHAL_HAVE_PREFETCH             0       /* PREFCTL register */
 220 #define XCHAL_HAVE_PREFETCH_L1          0       /* prefetch to L1 dcache */
 221 #define XCHAL_PREFETCH_CASTOUT_LINES    0       /* dcache pref. castout bufsz */
 222 #define XCHAL_PREFETCH_ENTRIES          0       /* cache prefetch entries */
 223 #define XCHAL_PREFETCH_BLOCK_ENTRIES    0       /* prefetch block streams */
 224 #define XCHAL_HAVE_CACHE_BLOCKOPS       0       /* block prefetch for caches */
 225 #define XCHAL_HAVE_ICACHE_TEST          1       /* Icache test instructions */
 226 #define XCHAL_HAVE_DCACHE_TEST          1       /* Dcache test instructions */
 227 #define XCHAL_HAVE_ICACHE_DYN_WAYS      0       /* Icache dynamic way support */
 228 #define XCHAL_HAVE_DCACHE_DYN_WAYS      0       /* Dcache dynamic way support */
 229 
 230 
 231 
 232 
 233 /****************************************************************************
 234     Parameters Useful for PRIVILEGED (Supervisory or Non-Virtualized) Code
 235  ****************************************************************************/
 236 
 237 
 238 #ifndef XTENSA_HAL_NON_PRIVILEGED_ONLY
 239 
 240 /*----------------------------------------------------------------------
 241                                 CACHE
 242   ----------------------------------------------------------------------*/
 243 
 244 #define XCHAL_HAVE_PIF                  1       /* any outbound PIF present */
 245 
 246 /*  If present, cache size in bytes == (ways * 2^(linewidth + setwidth)).  */
 247 
 248 /*  Number of cache sets in log2(lines per way):  */
 249 #define XCHAL_ICACHE_SETWIDTH           8
 250 #define XCHAL_DCACHE_SETWIDTH           6
 251 
 252 /*  Cache set associativity (number of ways):  */
 253 #define XCHAL_ICACHE_WAYS               4
 254 #define XCHAL_DCACHE_WAYS               4
 255 
 256 /*  Cache features:  */
 257 #define XCHAL_ICACHE_LINE_LOCKABLE      1
 258 #define XCHAL_DCACHE_LINE_LOCKABLE      1
 259 #define XCHAL_ICACHE_ECC_PARITY         0
 260 #define XCHAL_DCACHE_ECC_PARITY         0
 261 
 262 /*  Cache access size in bytes (affects operation of SICW instruction):  */
 263 #define XCHAL_ICACHE_ACCESS_SIZE        16
 264 #define XCHAL_DCACHE_ACCESS_SIZE        16
 265 
 266 #define XCHAL_DCACHE_BANKS              1       /* number of banks */
 267 
 268 /*  Number of encoded cache attr bits (see <xtensa/hal.h> for decoded bits):  */
 269 #define XCHAL_CA_BITS                   4
 270 
 271 /*  Whether MEMCTL register has anything useful  */
 272 #define XCHAL_USE_MEMCTL                (((XCHAL_LOOP_BUFFER_SIZE > 0)  ||      \
 273                                            XCHAL_DCACHE_IS_COHERENT     ||      \
 274                                            XCHAL_HAVE_ICACHE_DYN_WAYS   ||      \
 275                                            XCHAL_HAVE_DCACHE_DYN_WAYS)  &&      \
 276                                            (XCHAL_HW_MIN_VERSION >= XTENSA_HWVERSION_RE_2012_0))
 277 
 278 
 279 /*----------------------------------------------------------------------
 280                         INTERNAL I/D RAM/ROMs and XLMI
 281   ----------------------------------------------------------------------*/
 282 
 283 #define XCHAL_NUM_INSTROM               0       /* number of core instr. ROMs */
 284 #define XCHAL_NUM_INSTRAM               0       /* number of core instr. RAMs */
 285 #define XCHAL_NUM_DATAROM               0       /* number of core data ROMs */
 286 #define XCHAL_NUM_DATARAM               0       /* number of core data RAMs */
 287 #define XCHAL_NUM_URAM                  0       /* number of core unified RAMs*/
 288 #define XCHAL_NUM_XLMI                  0       /* number of core XLMI ports */
 289 
 290 #define XCHAL_HAVE_IMEM_LOADSTORE       1       /* can load/store to IROM/IRAM*/
 291 
 292 
 293 /*----------------------------------------------------------------------
 294                         INTERRUPTS and TIMERS
 295   ----------------------------------------------------------------------*/
 296 
 297 #define XCHAL_HAVE_INTERRUPTS           1       /* interrupt option */
 298 #define XCHAL_HAVE_HIGHPRI_INTERRUPTS   1       /* med/high-pri. interrupts */
 299 #define XCHAL_HAVE_NMI                  1       /* non-maskable interrupt */
 300 #define XCHAL_HAVE_CCOUNT               1       /* CCOUNT reg. (timer option) */
 301 #define XCHAL_NUM_TIMERS                3       /* number of CCOMPAREn regs */
 302 #define XCHAL_NUM_INTERRUPTS            22      /* number of interrupts */
 303 #define XCHAL_NUM_INTERRUPTS_LOG2       5       /* ceil(log2(NUM_INTERRUPTS)) */
 304 #define XCHAL_NUM_EXTINTERRUPTS         16      /* num of external interrupts */
 305 #define XCHAL_NUM_INTLEVELS             6       /* number of interrupt levels
 306                                                    (not including level zero) */
 307 #define XCHAL_EXCM_LEVEL                3       /* level masked by PS.EXCM */
 308         /* (always 1 in XEA1; levels 2 .. EXCM_LEVEL are "medium priority") */
 309 
 310 /*  Masks of interrupts at each interrupt level:  */
 311 #define XCHAL_INTLEVEL1_MASK            0x001F00BF
 312 #define XCHAL_INTLEVEL2_MASK            0x00001140
 313 #define XCHAL_INTLEVEL3_MASK            0x00200E00
 314 #define XCHAL_INTLEVEL4_MASK            0x00008000
 315 #define XCHAL_INTLEVEL5_MASK            0x00002000
 316 #define XCHAL_INTLEVEL6_MASK            0x00000000
 317 #define XCHAL_INTLEVEL7_MASK            0x00004000
 318 
 319 /*  Masks of interrupts at each range 1..n of interrupt levels:  */
 320 #define XCHAL_INTLEVEL1_ANDBELOW_MASK   0x001F00BF
 321 #define XCHAL_INTLEVEL2_ANDBELOW_MASK   0x001F11FF
 322 #define XCHAL_INTLEVEL3_ANDBELOW_MASK   0x003F1FFF
 323 #define XCHAL_INTLEVEL4_ANDBELOW_MASK   0x003F9FFF
 324 #define XCHAL_INTLEVEL5_ANDBELOW_MASK   0x003FBFFF
 325 #define XCHAL_INTLEVEL6_ANDBELOW_MASK   0x003FBFFF
 326 #define XCHAL_INTLEVEL7_ANDBELOW_MASK   0x003FFFFF
 327 
 328 /*  Level of each interrupt:  */
 329 #define XCHAL_INT0_LEVEL                1
 330 #define XCHAL_INT1_LEVEL                1
 331 #define XCHAL_INT2_LEVEL                1
 332 #define XCHAL_INT3_LEVEL                1
 333 #define XCHAL_INT4_LEVEL                1
 334 #define XCHAL_INT5_LEVEL                1
 335 #define XCHAL_INT6_LEVEL                2
 336 #define XCHAL_INT7_LEVEL                1
 337 #define XCHAL_INT8_LEVEL                2
 338 #define XCHAL_INT9_LEVEL                3
 339 #define XCHAL_INT10_LEVEL               3
 340 #define XCHAL_INT11_LEVEL               3
 341 #define XCHAL_INT12_LEVEL               2
 342 #define XCHAL_INT13_LEVEL               5
 343 #define XCHAL_INT14_LEVEL               7
 344 #define XCHAL_INT15_LEVEL               4
 345 #define XCHAL_INT16_LEVEL               1
 346 #define XCHAL_INT17_LEVEL               1
 347 #define XCHAL_INT18_LEVEL               1
 348 #define XCHAL_INT19_LEVEL               1
 349 #define XCHAL_INT20_LEVEL               1
 350 #define XCHAL_INT21_LEVEL               3
 351 #define XCHAL_DEBUGLEVEL                6       /* debug interrupt level */
 352 #define XCHAL_HAVE_DEBUG_EXTERN_INT     1       /* OCD external db interrupt */
 353 #define XCHAL_NMILEVEL                  7       /* NMI "level" (for use with
 354                                                    EXCSAVE/EPS/EPC_n, RFI n) */
 355 
 356 /*  Type of each interrupt:  */
 357 #define XCHAL_INT0_TYPE         XTHAL_INTTYPE_EXTERN_LEVEL
 358 #define XCHAL_INT1_TYPE         XTHAL_INTTYPE_EXTERN_LEVEL
 359 #define XCHAL_INT2_TYPE         XTHAL_INTTYPE_EXTERN_LEVEL
 360 #define XCHAL_INT3_TYPE         XTHAL_INTTYPE_EXTERN_LEVEL
 361 #define XCHAL_INT4_TYPE         XTHAL_INTTYPE_EXTERN_LEVEL
 362 #define XCHAL_INT5_TYPE         XTHAL_INTTYPE_EXTERN_LEVEL
 363 #define XCHAL_INT6_TYPE         XTHAL_INTTYPE_TIMER
 364 #define XCHAL_INT7_TYPE         XTHAL_INTTYPE_SOFTWARE
 365 #define XCHAL_INT8_TYPE         XTHAL_INTTYPE_EXTERN_LEVEL
 366 #define XCHAL_INT9_TYPE         XTHAL_INTTYPE_EXTERN_LEVEL
 367 #define XCHAL_INT10_TYPE        XTHAL_INTTYPE_TIMER
 368 #define XCHAL_INT11_TYPE        XTHAL_INTTYPE_SOFTWARE
 369 #define XCHAL_INT12_TYPE        XTHAL_INTTYPE_EXTERN_EDGE
 370 #define XCHAL_INT13_TYPE        XTHAL_INTTYPE_TIMER
 371 #define XCHAL_INT14_TYPE        XTHAL_INTTYPE_NMI
 372 #define XCHAL_INT15_TYPE        XTHAL_INTTYPE_PROFILING
 373 #define XCHAL_INT16_TYPE        XTHAL_INTTYPE_EXTERN_EDGE
 374 #define XCHAL_INT17_TYPE        XTHAL_INTTYPE_EXTERN_EDGE
 375 #define XCHAL_INT18_TYPE        XTHAL_INTTYPE_EXTERN_EDGE
 376 #define XCHAL_INT19_TYPE        XTHAL_INTTYPE_EXTERN_EDGE
 377 #define XCHAL_INT20_TYPE        XTHAL_INTTYPE_EXTERN_EDGE
 378 #define XCHAL_INT21_TYPE        XTHAL_INTTYPE_EXTERN_EDGE
 379 
 380 /*  Masks of interrupts for each type of interrupt:  */
 381 #define XCHAL_INTTYPE_MASK_UNCONFIGURED 0xFFC00000
 382 #define XCHAL_INTTYPE_MASK_SOFTWARE     0x00000880
 383 #define XCHAL_INTTYPE_MASK_EXTERN_EDGE  0x003F1000
 384 #define XCHAL_INTTYPE_MASK_EXTERN_LEVEL 0x0000033F
 385 #define XCHAL_INTTYPE_MASK_TIMER        0x00002440
 386 #define XCHAL_INTTYPE_MASK_NMI          0x00004000
 387 #define XCHAL_INTTYPE_MASK_WRITE_ERROR  0x00000000
 388 #define XCHAL_INTTYPE_MASK_PROFILING    0x00008000
 389 
 390 /*  Interrupt numbers assigned to specific interrupt sources:  */
 391 #define XCHAL_TIMER0_INTERRUPT          6       /* CCOMPARE0 */
 392 #define XCHAL_TIMER1_INTERRUPT          10      /* CCOMPARE1 */
 393 #define XCHAL_TIMER2_INTERRUPT          13      /* CCOMPARE2 */
 394 #define XCHAL_TIMER3_INTERRUPT          XTHAL_TIMER_UNCONFIGURED
 395 #define XCHAL_NMI_INTERRUPT             14      /* non-maskable interrupt */
 396 #define XCHAL_PROFILING_INTERRUPT       15      /* profiling interrupt */
 397 
 398 /*  Interrupt numbers for levels at which only one interrupt is configured:  */
 399 #define XCHAL_INTLEVEL4_NUM             15
 400 #define XCHAL_INTLEVEL5_NUM             13
 401 #define XCHAL_INTLEVEL7_NUM             14
 402 /*  (There are many interrupts each at level(s) 1, 2, 3.)  */
 403 
 404 
 405 /*
 406  *  External interrupt mapping.
 407  *  These macros describe how Xtensa processor interrupt numbers
 408  *  (as numbered internally, eg. in INTERRUPT and INTENABLE registers)
 409  *  map to external BInterrupt<n> pins, for those interrupts
 410  *  configured as external (level-triggered, edge-triggered, or NMI).
 411  *  See the Xtensa processor databook for more details.
 412  */
 413 
 414 /*  Core interrupt numbers mapped to each EXTERNAL BInterrupt pin number:  */
 415 #define XCHAL_EXTINT0_NUM               0       /* (intlevel 1) */
 416 #define XCHAL_EXTINT1_NUM               1       /* (intlevel 1) */
 417 #define XCHAL_EXTINT2_NUM               2       /* (intlevel 1) */
 418 #define XCHAL_EXTINT3_NUM               3       /* (intlevel 1) */
 419 #define XCHAL_EXTINT4_NUM               4       /* (intlevel 1) */
 420 #define XCHAL_EXTINT5_NUM               5       /* (intlevel 1) */
 421 #define XCHAL_EXTINT6_NUM               8       /* (intlevel 2) */
 422 #define XCHAL_EXTINT7_NUM               9       /* (intlevel 3) */
 423 #define XCHAL_EXTINT8_NUM               12      /* (intlevel 2) */
 424 #define XCHAL_EXTINT9_NUM               14      /* (intlevel 7) */
 425 #define XCHAL_EXTINT10_NUM              16      /* (intlevel 1) */
 426 #define XCHAL_EXTINT11_NUM              17      /* (intlevel 1) */
 427 #define XCHAL_EXTINT12_NUM              18      /* (intlevel 1) */
 428 #define XCHAL_EXTINT13_NUM              19      /* (intlevel 1) */
 429 #define XCHAL_EXTINT14_NUM              20      /* (intlevel 1) */
 430 #define XCHAL_EXTINT15_NUM              21      /* (intlevel 3) */
 431 /*  EXTERNAL BInterrupt pin numbers mapped to each core interrupt number:  */
 432 #define XCHAL_INT0_EXTNUM               0       /* (intlevel 1) */
 433 #define XCHAL_INT1_EXTNUM               1       /* (intlevel 1) */
 434 #define XCHAL_INT2_EXTNUM               2       /* (intlevel 1) */
 435 #define XCHAL_INT3_EXTNUM               3       /* (intlevel 1) */
 436 #define XCHAL_INT4_EXTNUM               4       /* (intlevel 1) */
 437 #define XCHAL_INT5_EXTNUM               5       /* (intlevel 1) */
 438 #define XCHAL_INT8_EXTNUM               6       /* (intlevel 2) */
 439 #define XCHAL_INT9_EXTNUM               7       /* (intlevel 3) */
 440 #define XCHAL_INT12_EXTNUM              8       /* (intlevel 2) */
 441 #define XCHAL_INT14_EXTNUM              9       /* (intlevel 7) */
 442 #define XCHAL_INT16_EXTNUM              10      /* (intlevel 1) */
 443 #define XCHAL_INT17_EXTNUM              11      /* (intlevel 1) */
 444 #define XCHAL_INT18_EXTNUM              12      /* (intlevel 1) */
 445 #define XCHAL_INT19_EXTNUM              13      /* (intlevel 1) */
 446 #define XCHAL_INT20_EXTNUM              14      /* (intlevel 1) */
 447 #define XCHAL_INT21_EXTNUM              15      /* (intlevel 3) */
 448 
 449 
 450 /*----------------------------------------------------------------------
 451                         EXCEPTIONS and VECTORS
 452   ----------------------------------------------------------------------*/
 453 
 454 #define XCHAL_XEA_VERSION               2       /* Xtensa Exception Architecture
 455                                                    number: 1 == XEA1 (old)
 456                                                            2 == XEA2 (new)
 457                                                            0 == XEAX (extern) or TX */
 458 #define XCHAL_HAVE_XEA1                 0       /* Exception Architecture 1 */
 459 #define XCHAL_HAVE_XEA2                 1       /* Exception Architecture 2 */
 460 #define XCHAL_HAVE_XEAX                 0       /* External Exception Arch. */
 461 #define XCHAL_HAVE_EXCEPTIONS           1       /* exception option */
 462 #define XCHAL_HAVE_HALT                 0       /* halt architecture option */
 463 #define XCHAL_HAVE_BOOTLOADER           0       /* boot loader (for TX) */
 464 #define XCHAL_HAVE_MEM_ECC_PARITY       0       /* local memory ECC/parity */
 465 #define XCHAL_HAVE_VECTOR_SELECT        1       /* relocatable vectors */
 466 #define XCHAL_HAVE_VECBASE              1       /* relocatable vectors */
 467 #define XCHAL_VECBASE_RESET_VADDR       0x00002000  /* VECBASE reset value */
 468 #define XCHAL_VECBASE_RESET_PADDR       0x00002000
 469 #define XCHAL_RESET_VECBASE_OVERLAP     0
 470 
 471 #define XCHAL_RESET_VECTOR0_VADDR       0xFE000000
 472 #define XCHAL_RESET_VECTOR0_PADDR       0xFE000000
 473 #define XCHAL_RESET_VECTOR1_VADDR       0x00001000
 474 #define XCHAL_RESET_VECTOR1_PADDR       0x00001000
 475 #define XCHAL_RESET_VECTOR_VADDR        0xFE000000
 476 #define XCHAL_RESET_VECTOR_PADDR        0xFE000000
 477 #define XCHAL_USER_VECOFS               0x00000340
 478 #define XCHAL_USER_VECTOR_VADDR         0x00002340
 479 #define XCHAL_USER_VECTOR_PADDR         0x00002340
 480 #define XCHAL_KERNEL_VECOFS             0x00000300
 481 #define XCHAL_KERNEL_VECTOR_VADDR       0x00002300
 482 #define XCHAL_KERNEL_VECTOR_PADDR       0x00002300
 483 #define XCHAL_DOUBLEEXC_VECOFS          0x000003C0
 484 #define XCHAL_DOUBLEEXC_VECTOR_VADDR    0x000023C0
 485 #define XCHAL_DOUBLEEXC_VECTOR_PADDR    0x000023C0
 486 #define XCHAL_WINDOW_OF4_VECOFS         0x00000000
 487 #define XCHAL_WINDOW_UF4_VECOFS         0x00000040
 488 #define XCHAL_WINDOW_OF8_VECOFS         0x00000080
 489 #define XCHAL_WINDOW_UF8_VECOFS         0x000000C0
 490 #define XCHAL_WINDOW_OF12_VECOFS        0x00000100
 491 #define XCHAL_WINDOW_UF12_VECOFS        0x00000140
 492 #define XCHAL_WINDOW_VECTORS_VADDR      0x00002000
 493 #define XCHAL_WINDOW_VECTORS_PADDR      0x00002000
 494 #define XCHAL_INTLEVEL2_VECOFS          0x00000180
 495 #define XCHAL_INTLEVEL2_VECTOR_VADDR    0x00002180
 496 #define XCHAL_INTLEVEL2_VECTOR_PADDR    0x00002180
 497 #define XCHAL_INTLEVEL3_VECOFS          0x000001C0
 498 #define XCHAL_INTLEVEL3_VECTOR_VADDR    0x000021C0
 499 #define XCHAL_INTLEVEL3_VECTOR_PADDR    0x000021C0
 500 #define XCHAL_INTLEVEL4_VECOFS          0x00000200
 501 #define XCHAL_INTLEVEL4_VECTOR_VADDR    0x00002200
 502 #define XCHAL_INTLEVEL4_VECTOR_PADDR    0x00002200
 503 #define XCHAL_INTLEVEL5_VECOFS          0x00000240
 504 #define XCHAL_INTLEVEL5_VECTOR_VADDR    0x00002240
 505 #define XCHAL_INTLEVEL5_VECTOR_PADDR    0x00002240
 506 #define XCHAL_INTLEVEL6_VECOFS          0x00000280
 507 #define XCHAL_INTLEVEL6_VECTOR_VADDR    0x00002280
 508 #define XCHAL_INTLEVEL6_VECTOR_PADDR    0x00002280
 509 #define XCHAL_DEBUG_VECOFS              XCHAL_INTLEVEL6_VECOFS
 510 #define XCHAL_DEBUG_VECTOR_VADDR        XCHAL_INTLEVEL6_VECTOR_VADDR
 511 #define XCHAL_DEBUG_VECTOR_PADDR        XCHAL_INTLEVEL6_VECTOR_PADDR
 512 #define XCHAL_NMI_VECOFS                0x000002C0
 513 #define XCHAL_NMI_VECTOR_VADDR          0x000022C0
 514 #define XCHAL_NMI_VECTOR_PADDR          0x000022C0
 515 #define XCHAL_INTLEVEL7_VECOFS          XCHAL_NMI_VECOFS
 516 #define XCHAL_INTLEVEL7_VECTOR_VADDR    XCHAL_NMI_VECTOR_VADDR
 517 #define XCHAL_INTLEVEL7_VECTOR_PADDR    XCHAL_NMI_VECTOR_PADDR
 518 
 519 
 520 /*----------------------------------------------------------------------
 521                                 DEBUG MODULE
 522   ----------------------------------------------------------------------*/
 523 
 524 /*  Misc  */
 525 #define XCHAL_HAVE_DEBUG_ERI            1       /* ERI to debug module */
 526 #define XCHAL_HAVE_DEBUG_APB            1       /* APB to debug module */
 527 #define XCHAL_HAVE_DEBUG_JTAG           1       /* JTAG to debug module */
 528 
 529 /*  On-Chip Debug (OCD)  */
 530 #define XCHAL_HAVE_OCD                  1       /* OnChipDebug option */
 531 #define XCHAL_NUM_IBREAK                2       /* number of IBREAKn regs */
 532 #define XCHAL_NUM_DBREAK                2       /* number of DBREAKn regs */
 533 #define XCHAL_HAVE_OCD_DIR_ARRAY        0       /* faster OCD option (to LX4) */
 534 #define XCHAL_HAVE_OCD_LS32DDR          1       /* L32DDR/S32DDR (faster OCD) */
 535 
 536 /*  TRAX (in core)  */
 537 #define XCHAL_HAVE_TRAX                 1       /* TRAX in debug module */
 538 #define XCHAL_TRAX_MEM_SIZE             262144  /* TRAX memory size in bytes */
 539 #define XCHAL_TRAX_MEM_SHAREABLE        1       /* start/end regs; ready sig. */
 540 #define XCHAL_TRAX_ATB_WIDTH            0       /* ATB width (bits), 0=no ATB */
 541 #define XCHAL_TRAX_TIME_WIDTH           0       /* timestamp bitwidth, 0=none */
 542 
 543 /*  Perf counters  */
 544 #define XCHAL_NUM_PERF_COUNTERS         8       /* performance counters */
 545 
 546 
 547 /*----------------------------------------------------------------------
 548                                 MMU
 549   ----------------------------------------------------------------------*/
 550 
 551 /*  See core-matmap.h header file for more details.  */
 552 
 553 #define XCHAL_HAVE_TLBS                 1       /* inverse of HAVE_CACHEATTR */
 554 #define XCHAL_HAVE_SPANNING_WAY         1       /* one way maps I+D 4GB vaddr */
 555 #define XCHAL_SPANNING_WAY              6       /* TLB spanning way number */
 556 #define XCHAL_HAVE_IDENTITY_MAP         0       /* vaddr == paddr always */
 557 #define XCHAL_HAVE_CACHEATTR            0       /* CACHEATTR register present */
 558 #define XCHAL_HAVE_MIMIC_CACHEATTR      0       /* region protection */
 559 #define XCHAL_HAVE_XLT_CACHEATTR        0       /* region prot. w/translation */
 560 #define XCHAL_HAVE_PTP_MMU              1       /* full MMU (with page table
 561                                                    [autorefill] and protection)
 562                                                    usable for an MMU-based OS */
 563 /*  If none of the above last 4 are set, it's a custom TLB configuration.  */
 564 #define XCHAL_ITLB_ARF_ENTRIES_LOG2     2       /* log2(autorefill way size) */
 565 #define XCHAL_DTLB_ARF_ENTRIES_LOG2     2       /* log2(autorefill way size) */
 566 
 567 #define XCHAL_MMU_ASID_BITS             8       /* number of bits in ASIDs */
 568 #define XCHAL_MMU_RINGS                 4       /* number of rings (1..4) */
 569 #define XCHAL_MMU_RING_BITS             2       /* num of bits in RING field */
 570 
 571 #endif /* !XTENSA_HAL_NON_PRIVILEGED_ONLY */
 572 
 573 
 574 #endif /* _XTENSA_CORE_CONFIGURATION_H */
 575
/* [<][>][^][v][top][bottom][index][help] */
root/arch/xtensa/variants/csp/include/variant/core.h

INCLUDED FROM
