root/arch/arm/mach-cns3xxx/core.h

/* [<][>][^][v][top][bottom][index][help] */

INCLUDED FROM


DEFINITIONS

This source file includes following definitions.
  1. cns3xxx_l2x0_init
  2. cns3xxx_pcie_init_late

   1 /* SPDX-License-Identifier: GPL-2.0-only */
   2 /*
   3  * Copyright 2000 Deep Blue Solutions Ltd
   4  * Copyright 2004 ARM Limited
   5  * Copyright 2008 Cavium Networks
   6  */
   7 
   8 #ifndef __CNS3XXX_CORE_H
   9 #define __CNS3XXX_CORE_H
  10 
  11 #include <linux/reboot.h>
  12 
  13 extern void cns3xxx_timer_init(void);
  14 
  15 #ifdef CONFIG_CACHE_L2X0
  16 void __init cns3xxx_l2x0_init(void);
  17 #else
  18 static inline void cns3xxx_l2x0_init(void) {}
  19 #endif /* CONFIG_CACHE_L2X0 */
  20 
  21 #ifdef CONFIG_PCI
  22 extern void __init cns3xxx_pcie_init_late(void);
  23 #else
  24 static inline void __init cns3xxx_pcie_init_late(void) {}
  25 #endif
  26 
  27 void __init cns3xxx_map_io(void);
  28 void __init cns3xxx_init_irq(void);
  29 void cns3xxx_power_off(void);
  30 void cns3xxx_restart(enum reboot_mode, const char *);
  31 
  32 #endif /* __CNS3XXX_CORE_H */

/* [<][>][^][v][top][bottom][index][help] */