1
2
3
4
5
6
7
8
9
10
11
12 #include <linux/linkage.h>
13 #include <asm/assembler.h>
14
15
16 ENTRY(armada_38x_scu_power_up)
17 mrc p15, 4, r1, c15, c0 @ get SCU base address
18 orr r1, r1, #0x8 @ SCU CPU Power Status Register
19 mrc p15, 0, r0, cr0, cr0, 5 @ get the CPU ID
20 and r0, r0, #15
21 add r1, r1, r0
22 mov r0, #0x0
23 strb r0, [r1] @ switch SCU power state to Normal mode
24 ret lr
25 ENDPROC(armada_38x_scu_power_up)
26
27
28
29
30
31 ENTRY(armada_370_xp_cpu_resume)
32 ARM_BE8(setend be ) @ go BE8 if entered LE
33
34
35
36
37
38 mrc p15, 0, r1, c1, c0, 0
39 bic r1, #1
40 mcr p15, 0, r1, c1, c0, 0
41 bl ll_add_cpu_to_smp_group
42 bl ll_enable_coherency
43 b cpu_resume
44 ENDPROC(armada_370_xp_cpu_resume)
45
46 ENTRY(armada_38x_cpu_resume)
47
48 ARM_BE8(setend be ) @ go BE8 if entered LE
49 bl v7_invalidate_l1
50 bl armada_38x_scu_power_up
51 b cpu_resume
52 ENDPROC(armada_38x_cpu_resume)
53
54 .global mvebu_boot_wa_start
55 .global mvebu_boot_wa_end
56
57
58 ENTRY(mvebu_boot_wa_start)
59 ARM_BE8(setend be)
60 adr r0, 1f
61 ldr r0, [r0] @ load the address of the
62 @ resume register
63 ldr r0, [r0] @ load the value in the
64 @ resume register
65 ARM_BE8(rev r0, r0) @ the value is stored LE
66 mov pc, r0 @ jump to this value
67
68
69
70
71 1:
72 .long .
73 mvebu_boot_wa_end:
74 ENDPROC(mvebu_boot_wa_end)