This source file includes following definitions.
- sx164_init_irq
- sx164_map_irq
- sx164_init_pci
- sx164_init_arch
1
2
3
4
5
6
7
8
9
10
11
12 #include <linux/kernel.h>
13 #include <linux/types.h>
14 #include <linux/mm.h>
15 #include <linux/sched.h>
16 #include <linux/pci.h>
17 #include <linux/init.h>
18 #include <linux/bitops.h>
19
20 #include <asm/ptrace.h>
21 #include <asm/dma.h>
22 #include <asm/irq.h>
23 #include <asm/mmu_context.h>
24 #include <asm/io.h>
25 #include <asm/pgtable.h>
26 #include <asm/core_cia.h>
27 #include <asm/hwrpb.h>
28 #include <asm/tlbflush.h>
29 #include <asm/special_insns.h>
30
31 #include "proto.h"
32 #include "irq_impl.h"
33 #include "pci_impl.h"
34 #include "machvec_impl.h"
35
36
37 static void __init
38 sx164_init_irq(void)
39 {
40 outb(0, DMA1_RESET_REG);
41 outb(0, DMA2_RESET_REG);
42 outb(DMA_MODE_CASCADE, DMA2_MODE_REG);
43 outb(0, DMA2_MASK_REG);
44
45 if (alpha_using_srm)
46 alpha_mv.device_interrupt = srm_device_interrupt;
47
48 init_i8259a_irqs();
49
50
51
52 if (alpha_using_srm)
53 init_srm_irqs(40, 0x3f0000);
54 else
55 init_pyxis_irqs(0xff00003f0000UL);
56
57 setup_irq(16+6, &timer_cascade_irqaction);
58 }
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98 static int
99 sx164_map_irq(const struct pci_dev *dev, u8 slot, u8 pin)
100 {
101 static char irq_tab[5][5] = {
102
103 { 16+ 9, 16+ 9, 16+13, 16+17, 16+21},
104 { 16+11, 16+11, 16+15, 16+19, 16+23},
105 { 16+10, 16+10, 16+14, 16+18, 16+22},
106 { -1, -1, -1, -1, -1},
107 { 16+ 8, 16+ 8, 16+12, 16+16, 16+20}
108 };
109 const long min_idsel = 5, max_idsel = 9, irqs_per_slot = 5;
110 return COMMON_TABLE_LOOKUP;
111 }
112
113 static void __init
114 sx164_init_pci(void)
115 {
116 cia_init_pci();
117 SMC669_Init(0);
118 }
119
120 static void __init
121 sx164_init_arch(void)
122 {
123
124
125
126
127
128
129
130
131 struct percpu_struct *cpu = (struct percpu_struct*)
132 ((char*)hwrpb + hwrpb->processor_offset);
133
134 if (amask(AMASK_MAX) != 0
135 && alpha_using_srm
136 && (cpu->pal_revision & 0xffff) <= 0x117) {
137 __asm__ __volatile__(
138 "lda $16,8($31)\n"
139 "call_pal 9\n"
140 ".long 0x64000118\n\n"
141 "ldah $16,(1<<(19-16))($31)\n"
142 "or $0,$16,$0\n"
143 ".long 0x74000118\n"
144 "lda $16,9($31)\n"
145 "call_pal 9"
146 : : : "$0", "$16");
147 printk("PCA56 MVI set enabled\n");
148 }
149
150 pyxis_init_arch();
151 }
152
153
154
155
156
157 struct alpha_machine_vector sx164_mv __initmv = {
158 .vector_name = "SX164",
159 DO_EV5_MMU,
160 DO_DEFAULT_RTC,
161 DO_PYXIS_IO,
162 .machine_check = cia_machine_check,
163 .max_isa_dma_address = ALPHA_MAX_ISA_DMA_ADDRESS,
164 .min_io_address = DEFAULT_IO_BASE,
165 .min_mem_address = DEFAULT_MEM_BASE,
166 .pci_dac_offset = PYXIS_DAC_OFFSET,
167
168 .nr_irqs = 48,
169 .device_interrupt = pyxis_device_interrupt,
170
171 .init_arch = sx164_init_arch,
172 .init_irq = sx164_init_irq,
173 .init_rtc = common_init_rtc,
174 .init_pci = sx164_init_pci,
175 .kill_arch = cia_kill_arch,
176 .pci_map_irq = sx164_map_irq,
177 .pci_swizzle = common_swizzle,
178 };
179 ALIAS_MV(sx164)