write_c0_cache     91 arch/mips/txx9/jmr3927/setup.c 		write_c0_cache(0);
write_c0_cache    120 drivers/soc/bcm/brcmstb/pm/pm-mips.c 	write_c0_cache(ctx->cp0_regs[HWRENA]);