omap3_dpll5_set_rate  301 drivers/clk/ti/clock.h int omap3_dpll5_set_rate(struct clk_hw *hw, unsigned long rate,
omap3_dpll5_set_rate  128 drivers/clk/ti/dpll.c 	.set_rate	= &omap3_dpll5_set_rate,