ICH_DCH 128 sound/pci/intel8x0.c #define ICH_DCH 0x01 /* DMA controller halted */ ICH_DCH 90 sound/pci/intel8x0m.c #define ICH_DCH 0x01 /* DMA controller halted */