TMDR               53 drivers/clocksource/sh_mtu2.c #define TMDR 1 /* channel register */
TMDR              344 drivers/tty/synclink.c #define TMDR	0x0c	/* Test mode Data Register */