1/*
2 * Copyright (C) 2004 Konrad Eisele (eiselekd@web.de,konrad@gaisler.com) Gaisler Research
3 * Copyright (C) 2004 Stefan Holst (mail@s-holst.de) Uni-Stuttgart
4 * Copyright (C) 2009 Daniel Hellstrom (daniel@gaisler.com) Aeroflex Gaisler AB
5 * Copyright (C) 2009 Konrad Eisele (konrad@gaisler.com) Aeroflex Gaisler AB
6 */
7
8#ifndef LEON_H_INCLUDE
9#define LEON_H_INCLUDE
10
11/* mmu register access, ASI_LEON_MMUREGS */
12#define LEON_CNR_CTRL		0x000
13#define LEON_CNR_CTXP		0x100
14#define LEON_CNR_CTX		0x200
15#define LEON_CNR_F		0x300
16#define LEON_CNR_FADDR		0x400
17
18#define LEON_CNR_CTX_NCTX	256	/*number of MMU ctx */
19
20#define LEON_CNR_CTRL_TLBDIS	0x80000000
21
22#define LEON_MMUTLB_ENT_MAX	64
23
24/*
25 * diagnostic access from mmutlb.vhd:
26 * 0: pte address
27 * 4: pte
28 * 8: additional flags
29 */
30#define LEON_DIAGF_LVL		0x3
31#define LEON_DIAGF_WR		0x8
32#define LEON_DIAGF_WR_SHIFT	3
33#define LEON_DIAGF_HIT		0x10
34#define LEON_DIAGF_HIT_SHIFT	4
35#define LEON_DIAGF_CTX		0x1fe0
36#define LEON_DIAGF_CTX_SHIFT	5
37#define LEON_DIAGF_VALID	0x2000
38#define LEON_DIAGF_VALID_SHIFT	13
39
40/* irq masks */
41#define LEON_HARD_INT(x)	(1 << (x))	/* irq 0-15 */
42#define LEON_IRQMASK_R		0x0000fffe	/* bit 15- 1 of lregs.irqmask */
43#define LEON_IRQPRIO_R		0xfffe0000	/* bit 31-17 of lregs.irqmask */
44
45#define LEON_MCFG2_SRAMDIS		0x00002000
46#define LEON_MCFG2_SDRAMEN		0x00004000
47#define LEON_MCFG2_SRAMBANKSZ		0x00001e00	/* [12-9] */
48#define LEON_MCFG2_SRAMBANKSZ_SHIFT	9
49#define LEON_MCFG2_SDRAMBANKSZ		0x03800000	/* [25-23] */
50#define LEON_MCFG2_SDRAMBANKSZ_SHIFT	23
51
52#define LEON_TCNT0_MASK	0x7fffff
53
54
55#define ASI_LEON3_SYSCTRL		0x02
56#define ASI_LEON3_SYSCTRL_ICFG		0x08
57#define ASI_LEON3_SYSCTRL_DCFG		0x0c
58#define ASI_LEON3_SYSCTRL_CFG_SNOOPING (1 << 27)
59#define ASI_LEON3_SYSCTRL_CFG_SSIZE(c) (1 << ((c >> 20) & 0xf))
60
61#ifndef __ASSEMBLY__
62
63/* do a physical address bypass write, i.e. for 0x80000000 */
64static inline void leon_store_reg(unsigned long paddr, unsigned long value)
65{
66	__asm__ __volatile__("sta %0, [%1] %2\n\t" : : "r"(value), "r"(paddr),
67			     "i"(ASI_LEON_BYPASS) : "memory");
68}
69
70/* do a physical address bypass load, i.e. for 0x80000000 */
71static inline unsigned long leon_load_reg(unsigned long paddr)
72{
73	unsigned long retval;
74	__asm__ __volatile__("lda [%1] %2, %0\n\t" :
75			     "=r"(retval) : "r"(paddr), "i"(ASI_LEON_BYPASS));
76	return retval;
77}
78
79/* macro access for leon_load_reg() and leon_store_reg() */
80#define LEON3_BYPASS_LOAD_PA(x)	    (leon_load_reg((unsigned long)(x)))
81#define LEON3_BYPASS_STORE_PA(x, v) (leon_store_reg((unsigned long)(x), (unsigned long)(v)))
82#define LEON_BYPASS_LOAD_PA(x)      leon_load_reg((unsigned long)(x))
83#define LEON_BYPASS_STORE_PA(x, v)  leon_store_reg((unsigned long)(x), (unsigned long)(v))
84
85void leon_switch_mm(void);
86void leon_init_IRQ(void);
87
88static inline unsigned long sparc_leon3_get_dcachecfg(void)
89{
90	unsigned int retval;
91	__asm__ __volatile__("lda [%1] %2, %0\n\t" :
92			     "=r"(retval) :
93			     "r"(ASI_LEON3_SYSCTRL_DCFG),
94			     "i"(ASI_LEON3_SYSCTRL));
95	return retval;
96}
97
98/* enable snooping */
99static inline void sparc_leon3_enable_snooping(void)
100{
101	__asm__ __volatile__ ("lda [%%g0] 2, %%l1\n\t"
102			  "set 0x800000, %%l2\n\t"
103			  "or  %%l2, %%l1, %%l2\n\t"
104			  "sta %%l2, [%%g0] 2\n\t" : : : "l1", "l2");
105};
106
107static inline int sparc_leon3_snooping_enabled(void)
108{
109	u32 cctrl;
110	__asm__ __volatile__("lda [%%g0] 2, %0\n\t" : "=r"(cctrl));
111	return ((cctrl >> 23) & 1) && ((cctrl >> 17) & 1);
112};
113
114static inline void sparc_leon3_disable_cache(void)
115{
116	__asm__ __volatile__ ("lda [%%g0] 2, %%l1\n\t"
117			  "set 0x00000f, %%l2\n\t"
118			  "andn  %%l2, %%l1, %%l2\n\t"
119			  "sta %%l2, [%%g0] 2\n\t" : : : "l1", "l2");
120};
121
122static inline unsigned long sparc_leon3_asr17(void)
123{
124	u32 asr17;
125	__asm__ __volatile__ ("rd %%asr17, %0\n\t" : "=r"(asr17));
126	return asr17;
127};
128
129static inline int sparc_leon3_cpuid(void)
130{
131	return sparc_leon3_asr17() >> 28;
132}
133
134#endif /*!__ASSEMBLY__*/
135
136#ifdef CONFIG_SMP
137# define LEON3_IRQ_IPI_DEFAULT		13
138# define LEON3_IRQ_TICKER		(leon3_gptimer_irq)
139# define LEON3_IRQ_CROSS_CALL		15
140#endif
141
142#if defined(PAGE_SIZE_LEON_8K)
143#define LEON_PAGE_SIZE_LEON 1
144#elif defined(PAGE_SIZE_LEON_16K)
145#define LEON_PAGE_SIZE_LEON 2)
146#else
147#define LEON_PAGE_SIZE_LEON 0
148#endif
149
150#if LEON_PAGE_SIZE_LEON == 0
151/* [ 8, 6, 6 ] + 12 */
152#define LEON_PGD_SH    24
153#define LEON_PGD_M     0xff
154#define LEON_PMD_SH    18
155#define LEON_PMD_SH_V  (LEON_PGD_SH-2)
156#define LEON_PMD_M     0x3f
157#define LEON_PTE_SH    12
158#define LEON_PTE_M     0x3f
159#elif LEON_PAGE_SIZE_LEON == 1
160/* [ 7, 6, 6 ] + 13 */
161#define LEON_PGD_SH    25
162#define LEON_PGD_M     0x7f
163#define LEON_PMD_SH    19
164#define LEON_PMD_SH_V  (LEON_PGD_SH-1)
165#define LEON_PMD_M     0x3f
166#define LEON_PTE_SH    13
167#define LEON_PTE_M     0x3f
168#elif LEON_PAGE_SIZE_LEON == 2
169/* [ 6, 6, 6 ] + 14 */
170#define LEON_PGD_SH    26
171#define LEON_PGD_M     0x3f
172#define LEON_PMD_SH    20
173#define LEON_PMD_SH_V  (LEON_PGD_SH-0)
174#define LEON_PMD_M     0x3f
175#define LEON_PTE_SH    14
176#define LEON_PTE_M     0x3f
177#elif LEON_PAGE_SIZE_LEON == 3
178/* [ 4, 7, 6 ] + 15 */
179#define LEON_PGD_SH    28
180#define LEON_PGD_M     0x0f
181#define LEON_PMD_SH    21
182#define LEON_PMD_SH_V  (LEON_PGD_SH-0)
183#define LEON_PMD_M     0x7f
184#define LEON_PTE_SH    15
185#define LEON_PTE_M     0x3f
186#else
187#error cannot determine LEON_PAGE_SIZE_LEON
188#endif
189
190#define LEON3_XCCR_SETS_MASK  0x07000000UL
191#define LEON3_XCCR_SSIZE_MASK 0x00f00000UL
192
193#define LEON2_CCR_DSETS_MASK 0x03000000UL
194#define LEON2_CFG_SSIZE_MASK 0x00007000UL
195
196#ifndef __ASSEMBLY__
197struct vm_area_struct;
198
199unsigned long leon_swprobe(unsigned long vaddr, unsigned long *paddr);
200void leon_flush_icache_all(void);
201void leon_flush_dcache_all(void);
202void leon_flush_cache_all(void);
203void leon_flush_tlb_all(void);
204extern int leon_flush_during_switch;
205int leon_flush_needed(void);
206void leon_flush_pcache_all(struct vm_area_struct *vma, unsigned long page);
207
208/* struct that hold LEON3 cache configuration registers */
209struct leon3_cacheregs {
210	unsigned long ccr;	/* 0x00 - Cache Control Register  */
211	unsigned long iccr;     /* 0x08 - Instruction Cache Configuration Register */
212	unsigned long dccr;	/* 0x0c - Data Cache Configuration Register */
213};
214
215#include <linux/irq.h>
216#include <linux/interrupt.h>
217
218struct device_node;
219struct task_struct;
220unsigned int leon_build_device_irq(unsigned int real_irq,
221				   irq_flow_handler_t flow_handler,
222				   const char *name, int do_ack);
223void leon_update_virq_handling(unsigned int virq,
224			       irq_flow_handler_t flow_handler,
225			       const char *name, int do_ack);
226void leon_init_timers(void);
227void leon_trans_init(struct device_node *dp);
228void leon_node_init(struct device_node *dp, struct device_node ***nextp);
229void init_leon(void);
230void poke_leonsparc(void);
231void leon3_getCacheRegs(struct leon3_cacheregs *regs);
232extern int leon3_ticker_irq;
233
234#ifdef CONFIG_SMP
235int leon_smp_nrcpus(void);
236void leon_clear_profile_irq(int cpu);
237void leon_smp_done(void);
238void leon_boot_cpus(void);
239int leon_boot_one_cpu(int i, struct task_struct *);
240void leon_init_smp(void);
241void leon_enable_irq_cpu(unsigned int irq_nr, unsigned int cpu);
242irqreturn_t leon_percpu_timer_interrupt(int irq, void *unused);
243
244extern unsigned int smpleon_ipi[];
245extern unsigned int linux_trap_ipi15_leon[];
246extern int leon_ipi_irq;
247
248#endif /* CONFIG_SMP */
249
250#endif /* __ASSEMBLY__ */
251
252/* macros used in leon_mm.c */
253#define PFN(x)           ((x) >> PAGE_SHIFT)
254#define _pfn_valid(pfn)	 ((pfn < last_valid_pfn) && (pfn >= PFN(phys_base)))
255#define _SRMMU_PTE_PMASK_LEON 0xffffffff
256
257#endif
258