| H A D | lgdt3306a.c | 117 static int lgdt3306a_write_reg(struct lgdt3306a_state *state, u16 reg, u8 val) lgdt3306a_write_reg() function
191 ret = lgdt3306a_write_reg(state, reg, val); lgdt3306a_set_reg_bit()
247 ret = lgdt3306a_write_reg(state, 0x0070, val); lgdt3306a_mpeg_mode()
274 ret = lgdt3306a_write_reg(state, 0x0070, val); lgdt3306a_mpeg_mode_polarity()
298 ret = lgdt3306a_write_reg(state, 0x0070, val); lgdt3306a_mpeg_tristate()
318 ret = lgdt3306a_write_reg(state, 0x0070, val); lgdt3306a_mpeg_tristate()
386 ret = lgdt3306a_write_reg(state, 0x0002, val); lgdt3306a_set_vsb()
391 ret = lgdt3306a_write_reg(state, 0x0008, 0x80); lgdt3306a_set_vsb()
399 ret = lgdt3306a_write_reg(state, 0x0009, val); lgdt3306a_set_vsb()
406 ret = lgdt3306a_write_reg(state, 0x0009, val); lgdt3306a_set_vsb()
413 ret = lgdt3306a_write_reg(state, 0x000d, val); lgdt3306a_set_vsb()
420 ret = lgdt3306a_write_reg(state, 0x0024, 0x00); lgdt3306a_set_vsb()
425 ret = lgdt3306a_write_reg(state, 0x002e, 0x00); lgdt3306a_set_vsb()
426 ret = lgdt3306a_write_reg(state, 0x002f, 0x00); lgdt3306a_set_vsb()
427 ret = lgdt3306a_write_reg(state, 0x0030, 0x00); lgdt3306a_set_vsb()
430 ret = lgdt3306a_write_reg(state, 0x002b, 0x00); lgdt3306a_set_vsb()
431 ret = lgdt3306a_write_reg(state, 0x002c, 0x00); lgdt3306a_set_vsb()
432 ret = lgdt3306a_write_reg(state, 0x002d, 0x00); lgdt3306a_set_vsb()
435 ret = lgdt3306a_write_reg(state, 0x0028, 0x00); lgdt3306a_set_vsb()
436 ret = lgdt3306a_write_reg(state, 0x0029, 0x00); lgdt3306a_set_vsb()
437 ret = lgdt3306a_write_reg(state, 0x002a, 0x00); lgdt3306a_set_vsb()
440 ret = lgdt3306a_write_reg(state, 0x0025, 0x00); lgdt3306a_set_vsb()
441 ret = lgdt3306a_write_reg(state, 0x0026, 0x00); lgdt3306a_set_vsb()
442 ret = lgdt3306a_write_reg(state, 0x0027, 0x00); lgdt3306a_set_vsb()
448 ret = lgdt3306a_write_reg(state, 0x0024, 0x5A); lgdt3306a_set_vsb()
453 ret = lgdt3306a_write_reg(state, 0x002e, 0x5A); lgdt3306a_set_vsb()
454 ret = lgdt3306a_write_reg(state, 0x002f, 0x00); lgdt3306a_set_vsb()
455 ret = lgdt3306a_write_reg(state, 0x0030, 0x00); lgdt3306a_set_vsb()
458 ret = lgdt3306a_write_reg(state, 0x002b, 0x36); lgdt3306a_set_vsb()
459 ret = lgdt3306a_write_reg(state, 0x002c, 0x00); lgdt3306a_set_vsb()
460 ret = lgdt3306a_write_reg(state, 0x002d, 0x00); lgdt3306a_set_vsb()
463 ret = lgdt3306a_write_reg(state, 0x0028, 0x2A); lgdt3306a_set_vsb()
464 ret = lgdt3306a_write_reg(state, 0x0029, 0x00); lgdt3306a_set_vsb()
465 ret = lgdt3306a_write_reg(state, 0x002a, 0x00); lgdt3306a_set_vsb()
468 ret = lgdt3306a_write_reg(state, 0x0025, 0x06); lgdt3306a_set_vsb()
469 ret = lgdt3306a_write_reg(state, 0x0026, 0x00); lgdt3306a_set_vsb()
470 ret = lgdt3306a_write_reg(state, 0x0027, 0x00); lgdt3306a_set_vsb()
476 ret = lgdt3306a_write_reg(state, 0x001e, val); lgdt3306a_set_vsb()
478 ret = lgdt3306a_write_reg(state, 0x0022, 0x08); lgdt3306a_set_vsb()
480 ret = lgdt3306a_write_reg(state, 0x0023, 0xFF); lgdt3306a_set_vsb()
484 ret = lgdt3306a_write_reg(state, 0x211f, val); lgdt3306a_set_vsb()
486 ret = lgdt3306a_write_reg(state, 0x2173, 0x01); lgdt3306a_set_vsb()
491 ret = lgdt3306a_write_reg(state, 0x1061, val); lgdt3306a_set_vsb()
495 ret = lgdt3306a_write_reg(state, 0x103d, val); lgdt3306a_set_vsb()
497 ret = lgdt3306a_write_reg(state, 0x2122, 0x40); lgdt3306a_set_vsb()
501 ret = lgdt3306a_write_reg(state, 0x2141, val); lgdt3306a_set_vsb()
506 ret = lgdt3306a_write_reg(state, 0x2135, val); lgdt3306a_set_vsb()
510 ret = lgdt3306a_write_reg(state, 0x0003, val); lgdt3306a_set_vsb()
514 ret = lgdt3306a_write_reg(state, 0x001c, val); lgdt3306a_set_vsb()
519 ret = lgdt3306a_write_reg(state, 0x2179, val); lgdt3306a_set_vsb()
523 ret = lgdt3306a_write_reg(state, 0x217a, val); lgdt3306a_set_vsb()
543 ret = lgdt3306a_write_reg(state, 0x0008, 0x08); lgdt3306a_set_qam()
551 ret = lgdt3306a_write_reg(state, 0x0002, val); lgdt3306a_set_qam()
558 ret = lgdt3306a_write_reg(state, 0x0009, val); lgdt3306a_set_qam()
566 ret = lgdt3306a_write_reg(state, 0x0009, val); lgdt3306a_set_qam()
578 ret = lgdt3306a_write_reg(state, 0x101a, val); lgdt3306a_set_qam()
586 ret = lgdt3306a_write_reg(state, 0x000d, val); lgdt3306a_set_qam()
593 ret = lgdt3306a_write_reg(state, 0x0024, val); lgdt3306a_set_qam()
758 ret = lgdt3306a_write_reg(state, 0x0010, nco1); lgdt3306a_set_if()
761 ret = lgdt3306a_write_reg(state, 0x0011, nco2); lgdt3306a_set_if()
869 ret = lgdt3306a_write_reg(state, 0x0005, val); lgdt3306a_init()
872 ret = lgdt3306a_write_reg(state, 0x0006, 0x64); lgdt3306a_init()
882 ret = lgdt3306a_write_reg(state, 0x000d, val); lgdt3306a_init()
893 ret = lgdt3306a_write_reg(state, 0x0005, val); lgdt3306a_init()
896 ret = lgdt3306a_write_reg(state, 0x0006, 0x64); lgdt3306a_init()
906 ret = lgdt3306a_write_reg(state, 0x000d, val); lgdt3306a_init()
913 ret = lgdt3306a_write_reg(state, 0x000e, 0x00); lgdt3306a_init()
914 ret = lgdt3306a_write_reg(state, 0x000f, 0x00); lgdt3306a_init()
918 ret = lgdt3306a_write_reg(state, 0x0010, 0x34); /* 3.25MHz */ lgdt3306a_init()
919 ret = lgdt3306a_write_reg(state, 0x0011, 0x00); lgdt3306a_init()
922 ret = lgdt3306a_write_reg(state, 0x0014, 0); /* gain error=0 */ lgdt3306a_init()
928 ret = lgdt3306a_write_reg(state, 0x103c, val); lgdt3306a_init()
934 ret = lgdt3306a_write_reg(state, 0x103d, val); lgdt3306a_init()
940 ret = lgdt3306a_write_reg(state, 0x1036, val); lgdt3306a_init()
945 ret = lgdt3306a_write_reg(state, 0x211f, val); lgdt3306a_init()
950 ret = lgdt3306a_write_reg(state, 0x2849, val); lgdt3306a_init()
1113 ret = lgdt3306a_write_reg(state, 0x1061, val); lgdt3306a_monitor_vsb()
1125 ret = lgdt3306a_write_reg(state, 0x0024, val); lgdt3306a_monitor_vsb()
1135 ret = lgdt3306a_write_reg(state, 0x103d, val); lgdt3306a_monitor_vsb()
1315 ret = lgdt3306a_write_reg(state, 0x2135, val); lgdt3306a_pre_monitoring()
1324 ret = lgdt3306a_write_reg(state, 0x2141, val); lgdt3306a_pre_monitoring()
1328 ret = lgdt3306a_write_reg(state, 0x2122, 0x70); lgdt3306a_pre_monitoring()
1337 ret = lgdt3306a_write_reg(state, 0x2135, val); lgdt3306a_pre_monitoring()
1346 ret = lgdt3306a_write_reg(state, 0x2141, val); lgdt3306a_pre_monitoring()
1350 ret = lgdt3306a_write_reg(state, 0x2122, 0x40); lgdt3306a_pre_monitoring()
|