Searched refs:en_bit (Results 1 - 8 of 8) sorted by relevance
| /linux-4.4.14/drivers/mfd/ |
| H A D | rc5t583.c | 89 unsigned int en_bit; __rc5t583_set_ext_pwrreq1_control() local
97 en_bit = deepsleep_data[id].ds_pos_bit; __rc5t583_set_ext_pwrreq1_control()
98 slot_bit = en_bit + 1; __rc5t583_set_ext_pwrreq1_control()
106 sleepseq_val &= ~(0xF << en_bit); __rc5t583_set_ext_pwrreq1_control()
107 sleepseq_val |= BIT(en_bit); __rc5t583_set_ext_pwrreq1_control()
|
| /linux-4.4.14/drivers/staging/sm750fb/ |
| H A D | ddk750_display.c | 11 /* state != 0 means turn on both timing & plane en_bit */ setDisplayControl()
230 /* set primary timing and plane en_bit */ ddk750_setLogicalDispOut()
235 /* set secondary timing and plane en_bit*/ ddk750_setLogicalDispOut()
|
| /linux-4.4.14/drivers/clk/bcm/ |
| H A D | clk-kona.h | 132 u32 en_bit; /* 0: disable; 1: enable */ member in struct:bcm_clk_gate
163 .en_bit = (_en_bit), \
175 .en_bit = (_en_bit), \
186 .en_bit = (_en_bit), \
197 .en_bit = (_en_bit), \
213 u32 en_bit; /* bit used to enable hysteresis */ member in struct:bcm_clk_hyst
222 .en_bit = (_en_bit), \
|
| H A D | clk-kona-setup.c | 260 if (!bit_posn_valid(gate->en_bit, "gate enable", clock_name)) gate_valid()
278 if (!bit_posn_valid(hyst->en_bit, "hysteresis enable", clock_name)) hyst_valid()
|
| H A D | clk-kona.c | 423 mask = (u32)1 << gate->en_bit; __gate_commit()
536 mask = (u32)1 << hyst->en_bit; hyst_init()
|
| /linux-4.4.14/drivers/regulator/ |
| H A D | ltc3589.c | 199 #define LTC3589_REG(_name, _ops, en_bit, dtv1_reg, dtv_mask, go_bit) \
216 .enable_reg = (en_bit) ? LTC3589_OVEN : 0, \
217 .enable_mask = (en_bit), \
|
| /linux-4.4.14/drivers/clk/ |
| H A D | clk-vt8500.c | 34 int en_bit; member in struct:clk_device
93 en_val |= BIT(cdev->en_bit); vt8500_dclk_enable()
109 en_val &= ~BIT(cdev->en_bit); vt8500_dclk_disable()
118 u32 en_val = (readl(cdev->en_reg) & BIT(cdev->en_bit)); vt8500_dclk_is_enabled()
255 rc = of_property_read_u32(node, "enable-bit", &dev_clk->en_bit); vtwm_device_clk_init()
|
| H A D | clk-u300.c | 430 * @en_bit: bit for enabling/disabling this consumer clock line
441 u8 en_bit; member in struct:clk_syscon
550 val &= BIT(sclk->en_bit); syscon_clk_is_enabled()
697 void __iomem *en_reg, u8 en_bit, syscon_clk_register()
722 sclk->en_bit = en_bit; syscon_clk_register()
693 syscon_clk_register(struct device *dev, const char *name, const char *parent_name, unsigned long flags, bool hw_ctrld, void __iomem *res_reg, u8 res_bit, void __iomem *en_reg, u8 en_bit, u16 clk_val) syscon_clk_register() argument
|
Completed in 586 milliseconds