Searched refs:SPLL_FB_DIV_MASK (Results 1 - 16 of 16) sorted by relevance

/linux-4.4.14/drivers/gpu/drm/radeon/
H A Drv740d.h39 #define SPLL_FB_DIV_MASK (0x3ffffff << 0) macro
H A Drs780d.h33 # define SPLL_FB_DIV_MASK (0xff << 2) macro
H A Drv730d.h42 #define SPLL_FB_DIV_MASK (0x3ffffff << 0) macro
H A Drv740_dpm.c155 spll_func_cntl_3 &= ~SPLL_FB_DIV_MASK; rv740_populate_sclk_value()
H A Drv730_dpm.c87 spll_func_cntl_3 &= ~SPLL_FB_DIV_MASK; rv730_populate_sclk_value()
H A Drv770d.h106 #define SPLL_FB_DIV_MASK (0x3ffffff << 0) macro
H A Drs780_dpm.c211 u32 fbdiv = (RREG32(CG_SPLL_FUNC_CNTL) & SPLL_FB_DIV_MASK) >> SPLL_FB_DIV_SHIFT; rs780_preset_starting_fbdiv()
H A Dnid.h552 #define SPLL_FB_DIV_MASK (0x3ffffff << 0) macro
H A Dsid.h101 #define SPLL_FB_DIV_MASK (0x3ffffff << 0) macro
H A Dcikd.h264 #define SPLL_FB_DIV_MASK (0x3ffffff << 0) macro
H A Drv770_dpm.c534 spll_func_cntl_3 &= ~SPLL_FB_DIV_MASK; rv770_populate_sclk_value()
H A Devergreend.h88 #define SPLL_FB_DIV_MASK (0x3ffffff << 0) macro
H A Dr600d.h1276 # define SPLL_FB_DIV_MASK (0xff << 5) macro
H A Dni_dpm.c2036 spll_func_cntl_3 &= ~SPLL_FB_DIV_MASK; ni_calculate_sclk_params()
2117 fb_div = (sclk_params.vCG_SPLL_FUNC_CNTL_3 & SPLL_FB_DIV_MASK) >> SPLL_FB_DIV_SHIFT; ni_init_smc_spll_table()
H A Dsi_dpm.c2870 fb_div = (sclk_params.vCG_SPLL_FUNC_CNTL_3 & SPLL_FB_DIV_MASK) >> SPLL_FB_DIV_SHIFT; si_init_smc_spll_table()
4831 spll_func_cntl_3 &= ~SPLL_FB_DIV_MASK; si_calculate_sclk_params()
H A Dci_dpm.c3153 spll_func_cntl_3 &= ~SPLL_FB_DIV_MASK; ci_calculate_sclk_params()

Completed in 408 milliseconds