Searched refs:MPLL_SS2 (Results 1 - 10 of 10) sorted by relevance

/linux-4.4.14/drivers/gpu/drm/radeon/
H A Drv740d.h113 #define MPLL_SS2 0x860 macro
H A Drv740_dpm.c312 pi->clk_regs.rv770.mpll_ss2 = RREG32(MPLL_SS2); rv740_read_clock_registers()
H A Dnid.h690 #define MPLL_SS2 0x860 macro
H A Dsid.h633 #define MPLL_SS2 0x2bd0 macro
H A Dcikd.h758 #define MPLL_SS2 0x2bd0 macro
H A Devergreend.h228 #define MPLL_SS2 0x860 macro
H A Dci_dpm.c1864 pi->clock_registers.mpll_ss2 = RREG32(MPLL_SS2); ci_read_clock_registers()
H A Dni_dpm.c1196 ni_pi->clock_registers.mpll_ss2 = RREG32(MPLL_SS2); ni_read_clock_registers()
H A Dsi_dpm.c3598 si_pi->clock_registers.mpll_ss2 = RREG32(MPLL_SS2); si_read_clock_registers()
/linux-4.4.14/drivers/gpu/drm/amd/amdgpu/
H A Dci_dpm.c6423 dev_info(adev->dev, " MPLL_SS2=0x%08X\n", ci_dpm_print_status()

Completed in 345 milliseconds