Searched refs:GENERAL_PWRMGT (Results 1 - 27 of 27) sorted by relevance

/linux-4.4.14/drivers/gpu/drm/radeon/
H A Drv6xx_dpm.c365 WREG32_P(GENERAL_PWRMGT, DYN_SPREAD_SPECTRUM_EN, ~DYN_SPREAD_SPECTRUM_EN); rv6xx_enable_dynamic_spread_spectrum()
367 WREG32_P(GENERAL_PWRMGT, 0, ~DYN_SPREAD_SPECTRUM_EN); rv6xx_enable_dynamic_spread_spectrum()
1174 WREG32_P(GENERAL_PWRMGT, BACKBIAS_PAD_EN | BACKBIAS_DPM_CNTL, rv6xx_enable_backbias()
1177 WREG32_P(GENERAL_PWRMGT, 0, rv6xx_enable_backbias()
1213 WREG32_P(GENERAL_PWRMGT, SW_GPIO_INDEX(R600_POWER_LEVEL_CTXSW), rv6xx_set_sw_voltage_to_safe()
1225 WREG32_P(GENERAL_PWRMGT, SW_GPIO_INDEX(R600_POWER_LEVEL_CTXSW), rv6xx_set_sw_voltage_to_low()
1238 WREG32_P(GENERAL_PWRMGT, BACKBIAS_VALUE, ~BACKBIAS_VALUE); rv6xx_set_safe_backbias()
1240 WREG32_P(GENERAL_PWRMGT, 0, ~BACKBIAS_VALUE); rv6xx_set_safe_backbias()
1259 WREG32_P(GENERAL_PWRMGT, VOLT_PWRMGT_EN, ~VOLT_PWRMGT_EN); rv6xx_enable_dynamic_voltage_control()
1261 WREG32_P(GENERAL_PWRMGT, 0, ~VOLT_PWRMGT_EN); rv6xx_enable_dynamic_voltage_control()
1268 WREG32_P(GENERAL_PWRMGT, BACKBIAS_DPM_CNTL, ~BACKBIAS_DPM_CNTL); rv6xx_enable_dynamic_backbias_control()
1270 WREG32_P(GENERAL_PWRMGT, 0, ~BACKBIAS_DPM_CNTL); rv6xx_enable_dynamic_backbias_control()
1383 WREG32_P(GENERAL_PWRMGT, 0, ~THERMAL_PROTECTION_DIS); rv6xx_set_dpm_event_sources()
1385 WREG32_P(GENERAL_PWRMGT, THERMAL_PROTECTION_DIS, ~THERMAL_PROTECTION_DIS); rv6xx_set_dpm_event_sources()
H A Drv770_dpm.c171 if (RREG32(GENERAL_PWRMGT) & GLOBAL_PWRMGT_EN) rv770_restore_cgcg()
186 WREG32_P(GENERAL_PWRMGT, GLOBAL_PWRMGT_EN, ~GLOBAL_PWRMGT_EN); rv770_start_dpm()
198 WREG32_P(GENERAL_PWRMGT, 0, ~GLOBAL_PWRMGT_EN); rv770_stop_dpm()
207 if (RREG32(GENERAL_PWRMGT) & GLOBAL_PWRMGT_EN) rv770_dpm_enabled()
217 WREG32_P(GENERAL_PWRMGT, 0, ~THERMAL_PROTECTION_DIS); rv770_enable_thermal_protection()
219 WREG32_P(GENERAL_PWRMGT, THERMAL_PROTECTION_DIS, ~THERMAL_PROTECTION_DIS); rv770_enable_thermal_protection()
224 WREG32_P(GENERAL_PWRMGT, STATIC_PM_EN, ~STATIC_PM_EN); rv770_enable_acpi_pm()
775 WREG32_P(GENERAL_PWRMGT, BACKBIAS_PAD_EN, ~BACKBIAS_PAD_EN); rv770_enable_backbias()
777 WREG32_P(GENERAL_PWRMGT, 0, ~(BACKBIAS_VALUE | BACKBIAS_PAD_EN)); rv770_enable_backbias()
787 WREG32_P(GENERAL_PWRMGT, DYN_SPREAD_SPECTRUM_EN, ~DYN_SPREAD_SPECTRUM_EN); rv770_enable_spread_spectrum()
796 WREG32_P(GENERAL_PWRMGT, 0, ~DYN_SPREAD_SPECTRUM_EN); rv770_enable_spread_spectrum()
1337 WREG32_P(GENERAL_PWRMGT, VOLT_PWRMGT_EN, ~VOLT_PWRMGT_EN); rv770_enable_voltage_control()
1339 WREG32_P(GENERAL_PWRMGT, 0, ~VOLT_PWRMGT_EN); rv770_enable_voltage_control()
1366 WREG32_P(GENERAL_PWRMGT, ENABLE_GEN2PCIE, ~ENABLE_GEN2PCIE); rv770_enable_dynamic_pcie_gen2()
1368 WREG32_P(GENERAL_PWRMGT, 0, ~ENABLE_GEN2PCIE); rv770_enable_dynamic_pcie_gen2()
1568 (RREG32(GENERAL_PWRMGT) & SW_SMIO_INDEX_MASK) >> SW_SMIO_INDEX_SHIFT; rv770_reset_smio_status()
1587 WREG32_P(GENERAL_PWRMGT, SW_SMIO_INDEX(0), ~SW_SMIO_INDEX_MASK); rv770_reset_smio_status()
1844 WREG32_P(GENERAL_PWRMGT, 0, ~THERMAL_PROTECTION_DIS); rv770_set_dpm_event_sources()
1846 WREG32_P(GENERAL_PWRMGT, THERMAL_PROTECTION_DIS, ~THERMAL_PROTECTION_DIS); rv770_set_dpm_event_sources()
H A Dr600_dpm.c266 WREG32_P(GENERAL_PWRMGT, GLOBAL_PWRMGT_EN, ~GLOBAL_PWRMGT_EN); r600_dynamicpm_enable()
268 WREG32_P(GENERAL_PWRMGT, 0, ~GLOBAL_PWRMGT_EN); r600_dynamicpm_enable()
274 WREG32_P(GENERAL_PWRMGT, 0, ~THERMAL_PROTECTION_DIS); r600_enable_thermal_protection()
276 WREG32_P(GENERAL_PWRMGT, THERMAL_PROTECTION_DIS, ~THERMAL_PROTECTION_DIS); r600_enable_thermal_protection()
281 WREG32_P(GENERAL_PWRMGT, STATIC_PM_EN, ~STATIC_PM_EN); r600_enable_acpi_pm()
287 WREG32_P(GENERAL_PWRMGT, ENABLE_GEN2PCIE, ~ENABLE_GEN2PCIE); r600_enable_dynamic_pcie_gen2()
289 WREG32_P(GENERAL_PWRMGT, 0, ~ENABLE_GEN2PCIE); r600_enable_dynamic_pcie_gen2()
294 if (RREG32(GENERAL_PWRMGT) & GLOBAL_PWRMGT_EN) r600_dynamicpm_enabled()
H A Drv6xxd.h30 #define GENERAL_PWRMGT 0x618 macro
H A Drv730d.h66 #define GENERAL_PWRMGT 0x63c macro
H A Dtrinityd.h172 #define GENERAL_PWRMGT 0x670 macro
H A Dbtcd.h29 #define GENERAL_PWRMGT 0x63c macro
H A Dcypress_dpm.c92 WREG32_P(GENERAL_PWRMGT, ENABLE_GEN2PCIE, ~ENABLE_GEN2PCIE); cypress_enable_dynamic_pcie_gen2()
94 WREG32_P(GENERAL_PWRMGT, 0, ~ENABLE_GEN2PCIE); cypress_enable_dynamic_pcie_gen2()
227 WREG32_P(GENERAL_PWRMGT, DYN_SPREAD_SPECTRUM_EN, ~DYN_SPREAD_SPECTRUM_EN); cypress_enable_spread_spectrum()
233 WREG32_P(GENERAL_PWRMGT, 0, ~DYN_SPREAD_SPECTRUM_EN); cypress_enable_spread_spectrum()
241 WREG32_P(GENERAL_PWRMGT, GLOBAL_PWRMGT_EN, ~GLOBAL_PWRMGT_EN); cypress_start_dpm()
1576 u32 tmp = RREG32(GENERAL_PWRMGT); cypress_get_mvdd_configuration()
H A Drv730_dpm.c457 WREG32_P(GENERAL_PWRMGT, GLOBAL_PWRMGT_EN, ~GLOBAL_PWRMGT_EN); rv730_start_dpm()
469 WREG32_P(GENERAL_PWRMGT, 0, ~GLOBAL_PWRMGT_EN); rv730_stop_dpm()
H A Dci_dpm.c1407 tmp = RREG32_SMC(GENERAL_PWRMGT); ci_set_dpm_event_sources()
1412 WREG32_SMC(GENERAL_PWRMGT, tmp); ci_set_dpm_event_sources()
1414 tmp = RREG32_SMC(GENERAL_PWRMGT); ci_set_dpm_event_sources()
1416 WREG32_SMC(GENERAL_PWRMGT, tmp); ci_set_dpm_event_sources()
1524 tmp = RREG32_SMC(GENERAL_PWRMGT); ci_start_dpm()
1526 WREG32_SMC(GENERAL_PWRMGT, tmp); ci_start_dpm()
1585 tmp = RREG32_SMC(GENERAL_PWRMGT); ci_stop_dpm()
1587 WREG32_SMC(GENERAL_PWRMGT, tmp); ci_stop_dpm()
1877 u32 tmp = RREG32_SMC(GENERAL_PWRMGT); ci_enable_thermal_protection()
1883 WREG32_SMC(GENERAL_PWRMGT, tmp); ci_enable_thermal_protection()
1888 u32 tmp = RREG32_SMC(GENERAL_PWRMGT); ci_enable_acpi_power_management()
1892 WREG32_SMC(GENERAL_PWRMGT, tmp); ci_enable_acpi_power_management()
1996 tmp = RREG32_SMC(GENERAL_PWRMGT); ci_enable_spread_spectrum()
1998 WREG32_SMC(GENERAL_PWRMGT, tmp); ci_enable_spread_spectrum()
2005 tmp = RREG32_SMC(GENERAL_PWRMGT); ci_enable_spread_spectrum()
2007 WREG32_SMC(GENERAL_PWRMGT, tmp); ci_enable_spread_spectrum()
4758 u32 tmp = RREG32_SMC(GENERAL_PWRMGT); ci_enable_voltage_control()
4761 WREG32_SMC(GENERAL_PWRMGT, tmp); ci_enable_voltage_control()
H A Dsumod.h149 #define GENERAL_PWRMGT 0x63c macro
H A Dsi_dpm.c3320 WREG32_P(GENERAL_PWRMGT, 0, ~THERMAL_PROTECTION_DIS); si_set_dpm_event_sources()
3322 WREG32_P(GENERAL_PWRMGT, THERMAL_PROTECTION_DIS, ~THERMAL_PROTECTION_DIS); si_set_dpm_event_sources()
3347 WREG32_P(GENERAL_PWRMGT, GLOBAL_PWRMGT_EN, ~GLOBAL_PWRMGT_EN); si_start_dpm()
3352 WREG32_P(GENERAL_PWRMGT, 0, ~GLOBAL_PWRMGT_EN); si_stop_dpm()
3605 WREG32_P(GENERAL_PWRMGT, 0, ~THERMAL_PROTECTION_DIS); si_enable_thermal_protection()
3607 WREG32_P(GENERAL_PWRMGT, THERMAL_PROTECTION_DIS, ~THERMAL_PROTECTION_DIS); si_enable_thermal_protection()
3612 WREG32_P(GENERAL_PWRMGT, STATIC_PM_EN, ~STATIC_PM_EN); si_enable_acpi_power_management()
3745 WREG32_P(GENERAL_PWRMGT, DYN_SPREAD_SPECTRUM_EN, ~DYN_SPREAD_SPECTRUM_EN); si_enable_spread_spectrum()
3748 WREG32_P(GENERAL_PWRMGT, 0, ~DYN_SPREAD_SPECTRUM_EN); si_enable_spread_spectrum()
5726 WREG32_P(GENERAL_PWRMGT, VOLT_PWRMGT_EN, ~VOLT_PWRMGT_EN); si_enable_voltage_control()
5728 WREG32_P(GENERAL_PWRMGT, 0, ~VOLT_PWRMGT_EN); si_enable_voltage_control()
H A Drs600d.h652 #define GENERAL_PWRMGT 0x8 macro
H A Drv770d.h139 #define GENERAL_PWRMGT 0x63c macro
H A Dkv_dpm.c645 u32 tmp = RREG32_SMC(GENERAL_PWRMGT); kv_start_dpm()
648 WREG32_SMC(GENERAL_PWRMGT, tmp); kv_start_dpm()
H A Dnid.h581 #define GENERAL_PWRMGT 0x63c macro
H A Dbtc_dpm.c1381 WREG32_P(GENERAL_PWRMGT, ENABLE_GEN2PCIE, ~ENABLE_GEN2PCIE); btc_enable_dynamic_pcie_gen2()
1383 WREG32_P(GENERAL_PWRMGT, 0, ~ENABLE_GEN2PCIE); btc_enable_dynamic_pcie_gen2()
H A Dsid.h240 #define GENERAL_PWRMGT 0x780 macro
H A Dsumo_dpm.c776 WREG32_P(GENERAL_PWRMGT, STATIC_PM_EN, ~STATIC_PM_EN); sumo_enable_acpi_pm()
H A Dtrinity_dpm.c761 WREG32_P(GENERAL_PWRMGT, GLOBAL_PWRMGT_EN, ~GLOBAL_PWRMGT_EN); trinity_start_dpm()
H A Dcikd.h91 #define GENERAL_PWRMGT 0xC0200000 macro
H A Dni_dpm.c1021 WREG32_P(GENERAL_PWRMGT, 0, ~GLOBAL_PWRMGT_EN); ni_stop_dpm()
3503 WREG32_P(GENERAL_PWRMGT, ENABLE_GEN2PCIE, ~ENABLE_GEN2PCIE); ni_enable_dynamic_pcie_gen2()
3505 WREG32_P(GENERAL_PWRMGT, 0, ~ENABLE_GEN2PCIE); ni_enable_dynamic_pcie_gen2()
H A Devergreend.h119 #define GENERAL_PWRMGT 0x63c macro
H A Dr600d.h1290 #define GENERAL_PWRMGT 0x618 macro
H A Dcik.c1718 if (RREG32_SMC(GENERAL_PWRMGT) & GPU_COUNTER_CLK) cik_get_xclk()
/linux-4.4.14/drivers/gpu/drm/amd/amdgpu/
H A Dkv_dpm.c3189 dev_info(adev->dev, " GENERAL_PWRMGT=0x%08X\n", kv_dpm_print_status()
H A Dci_dpm.c6379 dev_info(adev->dev, " GENERAL_PWRMGT=0x%08X\n", ci_dpm_print_status()

Completed in 731 milliseconds