Searched refs:EMC_TIMING_CONTROL (Results 1 - 2 of 2) sorted by relevance

/linux-4.4.14/arch/arm/mach-tegra/
H A Dsleep-tegra30.S31 #define EMC_TIMING_CONTROL 0x28 define
92 str \rd, [\base, #EMC_TIMING_CONTROL]
/linux-4.4.14/drivers/memory/tegra/
H A Dtegra124-emc.c52 #define EMC_TIMING_CONTROL 0x28 macro
500 writel(1, emc->regs + EMC_TIMING_CONTROL); emc_seq_update_timing()

Completed in 59 milliseconds