Home
last modified time | relevance | path

Searched refs:DMA_RB_CNTL (Results 1 – 10 of 10) sorted by relevance

/linux-4.4.14/drivers/gpu/drm/radeon/
Dni_dma.c166 rb_cntl = RREG32(DMA_RB_CNTL + DMA0_REGISTER_OFFSET); in cayman_dma_stop()
168 WREG32(DMA_RB_CNTL + DMA0_REGISTER_OFFSET, rb_cntl); in cayman_dma_stop()
171 rb_cntl = RREG32(DMA_RB_CNTL + DMA1_REGISTER_OFFSET); in cayman_dma_stop()
173 WREG32(DMA_RB_CNTL + DMA1_REGISTER_OFFSET, rb_cntl); in cayman_dma_stop()
215 WREG32(DMA_RB_CNTL + reg_offset, rb_cntl); in cayman_dma_resume()
246 WREG32(DMA_RB_CNTL + reg_offset, rb_cntl | DMA_RB_ENABLE); in cayman_dma_resume()
Dr600_dma.c101 u32 rb_cntl = RREG32(DMA_RB_CNTL); in r600_dma_stop()
107 WREG32(DMA_RB_CNTL, rb_cntl); in r600_dma_stop()
136 WREG32(DMA_RB_CNTL, rb_cntl); in r600_dma_resume()
170 WREG32(DMA_RB_CNTL, rb_cntl | DMA_RB_ENABLE); in r600_dma_resume()
Dni.c1856 tmp = RREG32(DMA_RB_CNTL + DMA0_REGISTER_OFFSET); in cayman_gpu_soft_reset()
1858 WREG32(DMA_RB_CNTL + DMA0_REGISTER_OFFSET, tmp); in cayman_gpu_soft_reset()
1863 tmp = RREG32(DMA_RB_CNTL + DMA1_REGISTER_OFFSET); in cayman_gpu_soft_reset()
1865 WREG32(DMA_RB_CNTL + DMA1_REGISTER_OFFSET, tmp); in cayman_gpu_soft_reset()
Dsi.c3881 tmp = RREG32(DMA_RB_CNTL + DMA0_REGISTER_OFFSET); in si_gpu_soft_reset()
3883 WREG32(DMA_RB_CNTL + DMA0_REGISTER_OFFSET, tmp); in si_gpu_soft_reset()
3887 tmp = RREG32(DMA_RB_CNTL + DMA1_REGISTER_OFFSET); in si_gpu_soft_reset()
3889 WREG32(DMA_RB_CNTL + DMA1_REGISTER_OFFSET, tmp); in si_gpu_soft_reset()
4048 tmp = RREG32(DMA_RB_CNTL + DMA0_REGISTER_OFFSET); in si_gpu_pci_config_reset()
4050 WREG32(DMA_RB_CNTL + DMA0_REGISTER_OFFSET, tmp); in si_gpu_pci_config_reset()
4052 tmp = RREG32(DMA_RB_CNTL + DMA1_REGISTER_OFFSET); in si_gpu_pci_config_reset()
4054 WREG32(DMA_RB_CNTL + DMA1_REGISTER_OFFSET, tmp); in si_gpu_pci_config_reset()
Dnid.h1303 #define DMA_RB_CNTL 0xd000 macro
Dr600.c1701 tmp = RREG32(DMA_RB_CNTL); in r600_gpu_soft_reset()
1703 WREG32(DMA_RB_CNTL, tmp); in r600_gpu_soft_reset()
1832 tmp = RREG32(DMA_RB_CNTL); in r600_gpu_pci_config_reset()
1834 WREG32(DMA_RB_CNTL, tmp); in r600_gpu_pci_config_reset()
Dsid.h1813 #define DMA_RB_CNTL 0xd000 macro
Devergreen.c4001 tmp = RREG32(DMA_RB_CNTL); in evergreen_gpu_soft_reset()
4003 WREG32(DMA_RB_CNTL, tmp); in evergreen_gpu_soft_reset()
4110 tmp = RREG32(DMA_RB_CNTL); in evergreen_gpu_pci_config_reset()
4112 WREG32(DMA_RB_CNTL, tmp); in evergreen_gpu_pci_config_reset()
Devergreend.h2573 #define DMA_RB_CNTL 0xd000 macro
Dr600d.h613 #define DMA_RB_CNTL 0xd000 macro